Video Processing Acceleration using Reconfigurable Logic and Graphics Processors by Cope,  Benjamin Thomas & Cope,  Benjamin Thomas
Video Processing Acceleration
using Reconfigurable Logic
and Graphics Processors
Benjamin Thomas Cope
MENG ACGI
A thesis submitted for the degree of
Doctor of Philosophy of Imperial College London
and for the Diploma of Membership of Imperial College London
Circuits and Systems Group
Department of Electrical and Electronic Engineering
Imperial College London
February 2008
2Abstract
A vexing question is ‘which architecture will prevail as the core feature of the next state of
the art video processing system?’ This thesis examines the substitutive and collaborative
use of the two alternatives of the reconfigurable logic and graphics processor architectures.
A structured approach to executing architecture comparison is presented - this includes a
proposed ‘Three Axes of Algorithm Characterisation’ scheme and a formulation of perfor-
mance drivers. The approach is an appealing platform for clearly defining the problem,
assumptions and results of a comparison. In this work it is used to resolve the advanta-
geous factors of the graphics processor and reconfigurable logic for video processing, and
the conditions determining which one is superior. The comparison results prompt the
exploration of the customisable options for the graphics processor architecture. To clearly
define the architectural design space, the graphics processor is first identified as part of
a wider scope of homogeneous multi-processing element (HoMPE) architectures. A novel
exploration tool is described which is suited to the investigation of the customisable op-
tions of HoMPE architectures. The tool adopts a systematic exploration approach and a
high-level parameterisable system model, and is used to explore pre- and post-fabrication
customisable options for the graphics processor. A positive result of the exploration is the
proposal of a reconfigurable engine for data access (REDA) to optimise graphics processor
performance for video processing-specific memory access patterns. REDA demonstrates
the viability of the use of reconfigurable logic as collaborative ‘glue logic’ in the graphics
processor architecture.
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Chapter 1
Introduction
1.1 Motivation
The impressive and continuing enhancements to the visual experience of broadcast and
cinematic media are testimony to the progress of video processing techniques. To support
the increased computational demands of improved processing techniques, a periodic and
meticulous re-design of video processing systems is required.
One choice of video processing system is a general purpose processor (GPP) connected
to an application-specific integrated circuit (ASIC) device. An ASIC device is beneficial
over a GPP for implementing algorithms that exhibit regular and parallel computation,
as is common in video processing. The ASIC is termed an accelerator to the GPP.
Two popular alternatives to the ASIC accelerator are the field programmable gate
array (FPGA) and the digital signal processor (DSP). The ASIC, FPGA and DSP each
have their own niche benefits. However, for video processing systems an FPGA is observed
to present an attractive trade-off between the speed to market of a DSP, and the custom
hardware benefits of an ASIC. The market for FPGAs is vibrant and growing.
Despite the persistent efforts of FPGA vendors, there remain a number of disadvan-
tages to FPGA devices. These include a large design effort for applications, in comparison
to that for the processor, and a higher area and power consumption than a full-custom
ASIC solution. This is just one motivation to search for new devices for future video
processing systems.
One rapidly developing technology, which presents a viable alternative ‘accelerator’,
is the graphics processor. The development of the graphics processor is driven by the video
games industry, estimated in 2006 to be worth $31.6bn annually [125]. This has resulted in
a massively parallel architecture, with currently up to 346 GFLOPs of compute power and
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103.7 GB/s of off-chip memory bandwidth [100]. Expectedly, this growth has attracted
interest from outside the intended application of graphics rendering [30].
The graphics processor is designed for algorithms which require: an identical function
per output; highly localised memory accesses; and a large proportion of compute instruc-
tions to memory accesses. A video processing algorithm often exhibits a number of these
features, but in most cases not all of them. Therefore, whilst it is rational to implement
video processing algorithms on a graphics processor, the process is not always straight
forward and, perhaps most importantly, a high performance is not guaranteed.
As a currently attractive technology, an FPGA device can be used as a benchmark by
which to assess the suitability of a graphics processor for video processing. More generally,
a comparison can be made between the graphics processor and reconfigurable logic, since
an FPGA is fundamentally a reconfigurable logic architecture.
To set a suitable comparison scene, consider the progress in process technology sizes
for each device, as shown in Figure 1.1. The technology node trend from the semiconductor
roadmap [67] is plotted alongside for comparison. Note that the published release dates
of FPGA devices often precedes device availability by three to six months.
In Figure 1.1, the process technology of the graphics processor is consistently one
technology node generation behind reconfigurable logic. This in turn approximately tracks
the technology node trend, reducing at a rate of 0.7× over each four year period. A
potential justification for the larger process technology size of a graphics processor, in
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addition to release date discrepancies, is the regularity of reconfigurable logic fabric. In
contrast to a relatively complex graphics processor, only a small number of reconfigurable
logic components need to be re-implemented for each technology node advancement.
The vibrancy of the graphics processor industry is also demonstrated in Figure 1.1,
with device release dates decreasing to only six months apart. For FPGA devices, the
frequency of device release dates is approximately every 18 months.
A healthy development is observed for each device. For the comparative work in this
thesis the Xilinx Virtex-4 FPGA and nVidia GeForce 7900 GTX (G71) graphics processor
are chosen as devices with equivalent process technology size and availability dates1.
To achieve a high graphics rendering performance, graphics processor vendors make
many application-specific choices when designing their devices. It is interesting to ask
which different choices would make a graphics processor more suited to video processing.
As motivation for exploring this question, consider Makimoto’s wave of ten year cycles
for leading reconfigurable technologies. In this projection Makimoto predicts a new era,
from the present time, of ten years of customisation [82].
In favour of Makimoto’s prediction is the drive to customise architectures for optimum
performance in a given application domain. The graphics processor, for the graphics
rendering application domain, is a pertinent example.
One anecdote which is contrary to Makimoto’s prediction, is the spiralling costs asso-
ciated with device fabrication. This results in a desire for the broadening of the application
domain for maximal reuse of new and current architectures. An example is the combined
interests of Sony, Toshiba and IBM in the Cell Broadband Engine project.
A novel architecture concept, which favours Makimoto’s prediction, is found in the
origins of the use of reconfigurable logic as system glue logic, for example, to facilitate
customisable system interconnects. In the context of today’s system challenges, one may
consider at a lower level, the pre-fabrication choice of embedded reconfigurable logic blocks
for the purpose of facilitating equivalent post-fabrication customisations.
The above concept is also observed to partially standardise the modified architecture
to a broadened, but still limited, application domain.
It is important to note the target application of this thesis is high-end broadcast video
processing systems, for example, the Sony AWS-G500 Anycast Station. A property of high-
end products is that material price is negligible in comparison to man-hour development
costs and throughput performance. This is in contrast to high-volume consumer products
on which unit price has a greater impact. The unit price is thus disregarded in this work.
To summarise the thesis motivations, five questions are now posed in Section 1.2.
1This is taken at a sample time instance (02/06) at which the ‘available’ state of the art FPGA device
and graphics processor are fabricated on the same process technology.
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1.2 Research Questions
The research questions which motivate this thesis and form the objectives are as follows:
Q. 1. Which architectural features make a graphics processor suitable for providing real-
time performance for current and future video processing systems?
Q. 2. Under what conditions is the graphics processor a superior technology to reconfig-
urable logic for the task of video processing acceleration? Conversely, when is a
graphics processor an inferior technology?
Q. 3. Given the desired freedom, how could one improve the graphics processor architec-
ture to better its performance for video processing algorithms?
Q. 4. What are the options for, and is there a viable use for, an architecture which includes
both reconfigurable logic and a graphics processor?
Q. 5. What positive and negative features of the graphics processor architecture should
system architects include and avoid in future video processing systems?
These questions are answered in this work and related work as follows.
In answer to Q. 1, graphics processor implementations of video processing algorithms
are presented in Chapters 3 and 4. These provide novel additions to the literature, which
includes related implementation studies [27,44,47,52,72,103,127,130].
A structured approach for comparing graphics processors and reconfigurable logic
is promoted in Chapter 4. This has contributing factors for Q. 2. Related comparison
work [15,60,92,95,152] provides motivating analysis but no structured approach.
To explore questions Q. 3 and Q. 4, an exploration tool is presented in Chapter 5.
Whilst related work explores the low [38,118] and high [52,79,99] level architectural detail
of the graphics processor, this work provides an optimum trade-off between these extremes.
In Chapter 5, the exploration tool is used to consider the pre-fabrication customisable
options for a graphics processor. This exploration provides answers to Q. 3.
The exploration of a post-fabrication customisable option in Chapter 6 presents a
novel use of reconfigurable logic as glue logic in a graphics processor architecture. This is
one example answer to Q. 4. Related work [137,153] has considered alternative glue logic
options for interconnect and self-tuning cache customisations.
From the answers to questions Q. 1 to Q. 4, which are resultant from the above
contributions, suggestions in answer to Q. 5 are provided in Section 7.2.
Section 7.2 also summarises the answers to all the thesis questions.
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1.3 Original Contributions
The primary contributions of this thesis are presented below, with a summary of further
contributions provided at the start of each Chapter. Peer reviewed publications, which
this thesis is in part based on, are listed overleaf.
Contributions
• The comparison methodology in Chapter 4 is identified as the first structured ap-
proach to comparing graphics processors and reconfigurable logic. In addition, the
results presented in Publication III and included in Chapter 4 show, to the author’s
knowledge, the first comparison of the graphics processor and reconfigurable logic
in any application domain. The comparison approach presented in Chapter 4 makes
two contributions. First, an application characterisation presented in Chapter 3.
Second, an application of work by Guo et al [53] to formulate the comparison chal-
lenge for the graphics processor and reconfigurable logic. The comparison approach
and application is summarised in Publication VII.
• A novel high-level and parameterisable system model is implemented in the IEEE
1666-2005 SystemC class library. In conjunction with a design space exploration
approach, also proposed in Chapter 5, the system model forms an exploration tool.
This exploration tool is a significant contribution to the study of the pre- and post-
fabrication customisable options for an homogeneous multi-processing element ar-
chitecture. The model is the subject of Publication II and is part of the exploration
tool presented in Publication IV. An additional contribution of the model is its use
to evaluate the proposal made in Chapter 6, as described below.
• In Chapter 6, a reconfigurable engine for data access (REDA) is proposed as a novel
use of a small reconfigurable logic block in a graphics processor architecture. It is
shown, through using the system model and through open loop tests on a graphics
processor, that the REDA improves graphics processor memory access performance,
and also overall system performance, by up to one order of magnitude. The pro-
posed REDA is a significant contribution to the investigation of the combined use of
reconfigurable logic and graphics processors for video processing acceleration. This
work is the subject of Publication I.
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Publications
I. Ben Cope, Peter Y.K. Cheung and Wayne Luk, “Using reconfigurable logic to op-
timise GPU memory accesses”, In Proceedings of the 11th ACM/SIGDA Design,
Automation and Test in Europe Conference, pp. 44–49, March 2008.
II. Ben Cope, Peter Y.K. Cheung and Wayne Luk, “Bridging the gap between FPGAs
and multi-processor architectures: A video processing perspective”, In Proceedings
of the 18th IEEE International Conference on Application Specific Systems, Archi-
tectures and Processors, pp. 308–313, July 2007.
III. Ben Cope, Peter Y.K. Cheung, Wayne Luk and Sarah Witt, “Have GPUs made
FPGAs redundant in the field of video processing?”, In Proceedings of the IEEE In-
ternational Conference on Field-Programmable Technology, pp. 111–118, December
2005.
IV. Ben Cope, Peter Y.K. Cheung and Wayne Luk, “Systematic Design Space Explo-
ration for Customisable Multi-Processor Architectures”, SAMOS VIII: Embedded
Computer Systems: Architectures, Modeling, and Simulation, To Appear.
The thesis questions have been published as the subject of a PhD forum, as follows:
V. Ben Cope, “Can GPUs be used to improve video processing systems?”, In Proceed-
ings of the 16th IEEE International Conference on Field Programmable Logic and
Applications, pp. 947–948, August 2006, PHD Forum Poster.
Chapters 2 and 5 cite the author’s contribution2 to the following publication:
VI. Qiwei Jin, David Thomas, Wayne Luk and Benjamin Cope, “Exploring reconfig-
urable architectures for financial computation”, In Proceedings of the 4th Interna-
tional Workshop on Applied Reconfigurable Computing, LNCS 4943, March 2008, To
Appear.
The following literature is pending review and available on request from the author:
VII. Ben Cope, Peter Y.K. Cheung and Wayne Luk, “Is a Graphics Processor or Recon-
figurable Logic the Superior Video Processing Accelerator?”, Journal of Computers,
Awaiting Review.
2The implementation of the American pricing option model on a graphics processor and the subsequent
analysis of the performance in comparison to comparative FPGA implementations.
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1.4 Organisation of the Thesis
This thesis contains a further six Chapters, which are arranged as follows. Significant
associations to thesis questions are included in brackets.
In Chapter 2, the work is further motivated with a review of: architectures, the
comparison challenge, related comparison studies, work on graphics processor modelling
and design space exploration techniques. Two important steps are: the definition of an
homogeneous multi-processing element (HoMPE) class of architectures; and a survey of
related comparison studies. The classification identifies the broader architecture design
space into which the comparisons and explorations made in this thesis fit.
The video processing application domain is generalised in Chapter 3, through the
proposal of ‘The Three Axes of Algorithm Characterisation’ scheme. This scheme is used
to characterise five video processing algorithms which are referenced throughout this thesis.
It is also used to summarise the challenges for efficient implementation of video processing
algorithms on the graphics processor and in reconfigurable logic.
At the start of Chapter 4, the comparison challenge for the graphics processor and
reconfigurable logic is formulated based on work presented by Guo et al [53]. This formu-
lation is used alongside ‘The Three Axes of Algorithm Characterisation’ scheme to execute
a structured approach to the comparison of these two technologies (Q. 1 and Q. 2).
An exploration tool, comprising a system model and systematic design space explo-
ration approach, is described in Chapter 5. This tool is suitable to study the pre- and
post-fabrication customisable options for HoMPE architectures. The findings from Chap-
ter 4, are used to prompt the exploration of current graphics processor architectures. As a
result of this exploration, suggestions are made for post-fabrication customisable options.
One proposal is explored further in Chapter 6 (Q. 3).
In Chapter 6, options for combining the reconfigurable logic and graphics proces-
sor technologies are presented. The focus is to demonstrate a reconfigurable engine for
data access (REDA) module which optimises graphics processor performance for poorly
performing memory access patterns. This presents a case study of the exploration tool
from Chapter 5. Of note, the system model is used to explore the off-chip memory access
requirements of the graphics processor with and without the REDA (Q. 4).
The work is concluded in Chapter 7 with a summary of the key contributions in
answering thesis questions Q. 1 to Q. 5. Finally, the options for future work are discussed.
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Chapter 2
Background
THE definition of ‘background’ from the Oxford English dictionary is “/n. exploratoryor contributory information or circumstances”. In this Chapter, literature which has
provided a significant technical contribution to, or exploratory studies in support of, ‘video
processing acceleration using reconfigurable logic and graphics processors’ is surveyed. The
reviewed literature outlines the circumstances under which this thesis is presented.
This Chapter is arranged as follows. In Section 2.1, system architecture terminology
is clarified. Alternatives for video processing accelerator architectures, with a focus on re-
configurable logic and the graphics processor, are discussed in Section 2.2. In Section 2.3,
the comparison challenge for accelerator architectures is presented. Related implementa-
tion studies are examined in Section 2.4. In Section 2.5, motivating literature on design
space exploration and system modelling is considered. The background is synthesised with
the work in this thesis in Section 2.6. In Section 2.7 the findings are summarised.
The following exploratory and survey contributions are made in this Chapter:
• A class of homogeneous multi-processing element (HoMPE) architectures is defined.
This is inclusive of new and exciting accelerator technologies which include the graph-
ics processor, Cell/B.E. and Clearspeed CSX processors (Section 2.2.3).
• An analysis of the multifarious metrics for the comparison of the graphics processor
and reconfigurable logic. The following noteworthy comparisons are made: die area
estimates, tool flows and computational density (Section 2.3).
• A survey of comparison studies for the graphics processor, FPGA and Cell/B.E.
processor accelerators. The performance for ten case study implementations on
these accelerators is collated from related literature in Table 2.2 (Section 2.4.1).
• A review of analytical and physical models of the graphics processor (Section 2.5.2).
2.1 Definition: Video Processing Systems and Accelerators 19
2.1 Definition: Video Processing Systems and Accelerators
The video image processing application domain includes subsets of video conferencing,
surveillance and broadcast functions. To facilitate the requirements of one of these subsets
a suitable video system infrastructure must be chosen.
A typical video system comprises stages of video capture, processing and transmission.
For a broadcast video system, the scenario is as follows. The video capture process is to
sample a real world scene through a video camera. Processing includes diverse tasks of
video coding and encoding (known collectively as CODECs), enhancement and detection.
A video is transmitted over a chosen medium, for example in electromagnetic waves via an
antenna or over internet protocol. The goal is to present an audience with an aesthetically
pleasing representation of the original scene, via the transmission medium.
To satisfy the insatiable demand of consumers for increased video quality, the hard-
ware requirements for each stage of a video system are increasingly demanding. The focus
of this work is hardware associated with the processing stage for broadcast video.
A popular hardware setup for a video system is a general purpose processor (GPP)
coupled with an accelerator resource. The accelerator is a slave device to the host GPP and
is capable of executing a subset of processing functions with superior performance (based
on a given metric) to the GPP. The term GPP refers here to high-end CPU devices.
There is a profusion of suitable options for an accelerator device, each option pre-
senting a different degree of flexibility and performance. In the extremes, of no to high
flexibility and high to low speed, one may choose an application-specific integrated circuit
(ASIC) or an additional GPP. The graphics processor and a field programmable gate array
(FPGA) can also be considered as alternative accelerators. These devices present superior
trade-offs in flexibility and performance, between the two extremes of an ASIC or a GPP.
As an extension, the choice of accelerator resource is not limited to including only
one device. In the general case, one may select a number of different graphics processors,
FPGAs, DSPs, ASICs etc. as the accelerator resource.
The challenge for multiple, and often single, accelerator device architectures is to
provide a high-bandwidth interconnect between the host GPP, accelerator device(s), in-
put/output interfaces and any shared memory resource components. This challenge is
being addressed, in part, by system miniaturisation. The trend is from multi-board to
single-board and in turn, to chip-level (multi-core) integration of the listed components.
Current examples of this trend are as follows. Intel QuickAssist Technology will
enabled front side bus access to FPGA devices [65]. XtremeData Inc. and Altera Corpo-
ration are developing a Stratix-III based co-processor module to connect to the Intel front
side bus, with applications including medical imaging [6]. At a chip-level, Fusion from
AMD Inc. is an initiative to combine a GPP and a graphics processor on a single die [10].
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2.2 The Architectures of Suitable Accelerator Devices
To present the alternatives for accelerator devices, this Section is arranged as follows.
First, the two core technologies of reconfigurable logic and graphics processors, which are
to be investigated in this thesis, are discussed in Sections 2.2.1 and 2.2.2 respectively.
In Section 2.2.3, a generic class of homogeneous multi-processing element architectures is
defined. Other relevant video processing accelerator devices are discussed in Section 2.2.4.
2.2.1 Reconfigurable Logic and Reconfigurable Computing
The computing paradigm of reconfigurable computing was first proposed by Gerald Estrin
in 1960 as a processor coupled to reconfigurable hardware [41]. Despite this early proposal
the first reconfigurable computer, the Algotronix CHS2X4, the IP for which was later
bought by Xilinx Inc., was not released until 1991. The key developments in reconfigurable
hardware (referred to herein as reconfigurable logic) are summarised below.
Monolithic Memories Inc. introduced the first programmable array logic (PAL) de-
vice in 1978. This was a ‘one-time programmable’ device. To make PAL technology
reconfigurable, EEPROM and SRAM based cells, amongst others, were later introduced.
A significant development after PAL was the larger complex programmable logic
devices (CPLD). The CPLD device includes many PAL-like blocks connected through a
switch matrix. Its programming complexity is the CPLD’s main disadvantage.
Field programmable gate arrays (FPGAs) were the next step, after the CPLD. A key
move was to substitute switch matrix interconnects, with programmable routing channels.
This separates the programming of interconnects and computation.
The invention of the FPGA is attributed to Ross Freeman (a co-founder of Xilinx
Inc) in 1984 [143]. Today, Xilinx Inc. and Altera Corporation are the market leaders
in fine-grained SRAM-based FPGA devices. A number of smaller corporations focus on
niche markets which include non-volatile FPGA memory (Lattice Semiconductors), flash-
based FPGA memory (Actel), embedded micro controllers (Atmel), handheld applications
(QuickLogic) and very fast, up to 2 GHz, FPGA devices (Achronix).
An alternative FPGA-like architecture targeted specifically at video image processing
is the Arrix field programmable object array (FPOA) from MathStar [86]. An FPOA
device is a heterogeneous architecture of coarse-grained arithmetic logic units (ALUs),
multiply accumulators (MACs) and register files (RF). The FPOA is one commercial
example of a coarse-grained FPGA. Other coarse-grained FPGAs, with varying granularity
and include, RaPiD, Raw and PipeRench, are surveyed by Sedcole [114].
The core advantage of a coarse-grained FPGA is to provide acceleration to functions,
with otherwise low performance in a fine-grained reconfigurable logic implementation [114].
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This means that coarse-grained FPGAs have a limited scope, for example, MathStar’s At-
trix FPOA device is targeted at video image processing applications [86]. It is noteworthy
that today’s fine-grained FPGA devices also contain coarse-grained heterogeneous compo-
nents [7, 144] . The inclusion of heterogeneous components in fine-grained FPGA devices
has so far dampened the commercial impact of coarse-grained FPGAs.
Two technologies, which populate the design space between ASICs and FPGAs, are
the Altera HardCopy [5] ‘structured ASIC’ device and the Xilinx EasyPath [148] solution.
The design flow for HardCopy is, to prototype a design on a Stratix FPGA device,
then to fabricate an ASIC using Stratix hard-core IP blocks. A structured ASIC requires
a lower engineering cost and a shorter time to market than a full custom ASIC device.
Xilinx’s EasyPath solution exploits the high verification costs for an FPGA device.
Instead of performing full device verification, only the customer’s design file is verified
before shipping. It is observed that this solution may also increase yield.
HardCopy and EasyPath are both exciting trade-offs between FPGA and ASIC de-
vices. HardCopy improves power, speed and area performance, over equivalent FPGA
designs, whilst EasyPath reduces FPGA verification time for an improved time to market.
The devices surveyed above present solutions where reconfigurable logic provides a
computational resource as a separate device. Prior work also includes the use of reconfig-
urable logic, as a small core within a larger system [139, 140, 154]. Of note, Wilton pro-
poses a synthesisable reconfigurable fabric suitable for signal processing applications [139].
Wilton’s fabric is arranged to be optimal for datapath based applications, with bus inter-
connects switched at a granularity of N bits. This limits the flexibility of the architecture
for bitwise operations but improves logic density by up to 426 times over previously re-
ported architectures [139]. In Section 6.3.5, a mapping of the proposed reconfigurable
engine for data access (REDA) onto the fabric proposed by Wilton is explored.
A commercial application of the ‘small-scale’ use of reconfigurable logic is presented
by DAFCA Inc. The proposal, called ClearBlue, is to include reconfigurable instruments
within a system-on-chip to facilitate post-fabrication debugging [1].
The case study implementations in Chapter 3, and also the performance results in
Chapter 4, target Xilinx FPGA devices. These devices are representative of frequently
used reconfigurable logic technology in the video processing industry. The similarities in
the design challenges for Xilinx Inc. and Altera Co. products is sufficient to make this a
fair setup for a comparison with the ‘significantly different’ graphics processor.
The architectural features of Xilinx FPGA devices relevant to this thesis are detailed
below. Where appropriate, Altera device technology is contrasted. For further techni-
cal documentation the reader is directed to [7, 149], and for a comprehensive review of
reconfigurable computing, to the survey papers by Compton [28] and Todman [133].
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The Core Reconfigurable Fabric
In the first Xilinx FPGAs, the core components, which remain the same to date, included
configurable logic blocks (CLBs) and switch-box based routing channel interconnects. For
Altera devices, a synonymous component to a CLB is the logic array block (LAB).
A CLB contains lookup tables (LUTs) and registers. Each LUT can be used to imple-
ment product term expressions. A proportion (one half in the Xilinx Virtex-4 Device [144])
of LUTs can also be used to implement shift registers, or distributed RAM memory. In the
most recent Xilinx and Altera devices [7, 149], 6-input LUTs are used. For the Virtex-4
device [144] a 4-input LUT based CLB was chosen.
The choice of the nature of a logic block (CLB or LAB), including the LUT size, is
a trade-off between minimising the granularity of computation and the required intercon-
nects. For the coarse-grained architectures mentioned above, for example in the MathStar
FPOA, a CLB is replaced with coarse-grained ALU, multiplier or RAM blocks.
Switch-box interconnects are a collection of transistors which allow interconnect lines
to be multiplexed in a predetermined number of arrangements. The latest technologies are
Altera’s MultiTrack [7] and Xilinx’s Express Fabric [149]. In each technology, a CLB (or
LAB) can be connected locally to its neighbouring CLBs and globally to a predetermined
number of other CLBs. The trade-off for the choice of interconnects is an increased
flexibility, from more CLB interconnects, versus the area requirement.
Embedded Components
As previously mentioned, FPGA vendors embed coarse-grained components into the core
reconfigurable fabric. Embedded components include Block Select RAM memory, Pow-
erPC processors, high speed serial interfaces, multipliers and DSP blocks. By including a
hard core component, one sacrifices the flexibility of an equivalent number (in area usage)
of CLBs, for an improved performance and computation density for a target operation. If
the hard core is not used, the area it consumes is wasted.
In video applications, the on-chip storage of rows of video frames is a necessary feature
of data reuse. One option is to use CLB LUTs to store video frame data. Two issues are,
that only half of the LUTs (in a Virtex-4 device) can be used for this purpose, and
that a CLB contains other hardware (registers, multiplexors etc.). Both issues make this
storage mechanism inefficient. For the large memory requirements of, for example, video
processing (3.75 KBytes per row of a 720p format video) another solution is required.
The solution in the Xilinx Virtex generation of FPGAs is to use hard core Block Select
RAM (BRAM) modules [144,145]. In physical layout, a column of BRAMmodules replaces
a column of CLB blocks. The Virtex-II generation of BRAMs included functionality to
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form memory blocks with varying aspect ratios, from 16K×1 bit through 512×36 bit, and
full dual port configurations [145]. In addition, the Virtex-4 and Virtex-5 devices have
built-in FIFO support in memory modules [144,149]. This eliminated the need for external
counter and status signals. Altera’s equivalent is the TriMatrix memory block [7].
Melis proposed an autonomous memory block (AMB) which is capable of generating
its own access patterns, for example a striped access pattern [88]. The AMB is an extended
case of the FIFO logic found in Xilinx’s BRAM [144] and Altera’s TriMatrix [7] memory.
The computational requirements of video processing often require a large number of
multiply and addition operations. An implementation of binary multiplication in CLBs
is often too large and slow [56]. An alternative is to use embedded memory as a lookup
table. This solution is suitable for small word length constant multiplication. However, the
memory requirement is restrictive for long word length and non-constant multiplication.
Embedded multiplier blocks are one solution to these limitations. A Xilinx Virtex-
II Pro device contains up to 444 18×18 bit signed multiplier blocks [145]. The multipliers
are distributed in columns, placed next to the Block Select RAMs. This placement is
important to maximise performance for, for example, filtering operations.
Altera took a different approach to Xilinx, and included embedded DSP blocks in
their Stratix devices [3]. An embedded DSP block, from Altera, includes multipliers with
increased flexibility, over Xilinx multipliers, which can be implemented as alternately a
9 × 9, 18 × 18 or 36 × 36 multiplier. An additional significant aspect of a DSP block is
dedicated addition logic. In a single DSP block a maximum of four 18 × 18 multipliers
and a four input adder tree can be implemented [3]. The hard core adder tree is beneficial
because ‘soft’ implemented adder trees can be a significant bottleneck for DSP applications.
The Xilinx Virtex-4 and Virtex-5 devices also contain embedded DSP blocks [144].
Xilinx DSP blocks contain only one multiplier and one accumulator, however, these can
be chained together to implement an adder tree, as presented in Section 3.4.2.
Whilst more flexible multiplier arrangements are suggested in the literature [56, 58]
the arrangements from Altera and Xilinx as described above have prevailed.
Of coarser granularity, the Xilinx Virtex-II Pro [145] and the Virtex-4 FX [144] family
devices include up to four PowerPC 405-D5 RISC cores. These devices are an example of
a reconfigurable computing system as proposed by Estrin [41].
To utilise a reconfigurable computing system, such as the Virtex-II Pro and Virtex-4
plus PowerPC core, a new field of hardware-software co-design emerged. The most signif-
icant work is presented by Wiangtong [138]. The comparison of graphics processor and
reconfigurable logic performance in Chapter 4, and the proposed cooperative architectures
in Chapter 6, are steps towards a new hardware-software co-design process for a graphics
processor and reconfigurable logic.
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2.2.2 Graphics Processors
Over two decades graphics processors have developed from a simple personal computer
display technology, into a formidable general purpose computing resource. The first use of
graphics hardware for general-purpose application was on the Ikonas machine in 1978 [40],
a well known application of which is the genesis planet sequence from the ‘Star Trek:
The Wrath of Khan’ motion picture. This highlighted, early on, the potential of the
computation power of graphics hardware. Today, the huge processing power of a graphics
processor is recognised in application in domains including super-computing [73].
nVidia Corporation is the market leader in high-end graphics processor technology,
closely followed by AMD Inc. (who acquired ATI in 2006). The flagship commodity
technologies are the nVidia GeForce 8800 Ultra and AMD ATI Radeon HD 3800 devices.
Intel Corporation also produces graphics processors, with models including the 915 and
945 chip sets. These devices have a significantly lower performance than commodity
nVidia and AMD-ATI devices found on dedicated accelerator cards. Predictably, industry
grade devices, for example the nVidia Quadro, have a higher performance than commodity
devices. The concern of this thesis is high-end commodity graphics processors from nVidia,
which have a superior price-performance ratio over industry grade devices.
A standard setup, for a high-performance graphics processor in a modern PC, is as
part of an accelerator video card. The graphics processor is connected as a slave device to
a GPP through, for example, a PCI Express bus. Although PCI Express 16× (the current
superior standard) offers a peak bandwidth of 8GB/s [66], the data transfer time between
GPP and graphics processor is an application bottleneck [33]. This currently limits the
use of commodity graphics cards as general purpose accelerators.
Alternative setups for a graphics processor overcome the PCI Express bottleneck. In
the Sony PlayStation 3 video games console, the nVidia-Sony RSX graphics processor
connects ‘on-board’ to a host Cell/B.E. processor. The AMD Fusion project [10] targets a
lower ‘die level’ integration of the graphics processor and CPU. Due to the trend towards
tighter device integration, the results in Chapter 4 disregard off-board data transfer time.
The architecture of the graphics processor is now described. Intentionally, the focus is
on the GeForce 6 and 7 generations of nVidia devices. These are the target technologies for
the case study implementations in Section 3.4.1, and the performance results in Section 4.
Where relevant, comment is made on GeForce 8 series graphics processors and AMD-ATI
Radeon devices. The description is pitched to describe architectural features necessary
to the understanding of the work. It is not a conclusive review of all graphics processor
technology. Further detail is available on GeForce 6 and 7 series devices in [108], on
GeForce 8 devices in [98], and on modern AMD-ATI devices in [8].
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The Graphics Rendering Pipeline
An overview of the graphics rendering pipeline is shown in Figure 2.1. The host processor,
amongst other initialisation tasks, submits a list of vertices and arcs to the vertex buffer
at the start of the pipeline. Processing tasks progress left to right in Figure 2.1.
The first processing stage in Figure 2.1 is vertex processing in which each vertex is
arbitrarily translated. After vertex processing, a rasterizer stage interpolates vertex and
arc information to produce output fragments. Each fragment represents a ‘potential’ pixel
in the target frame buffer. The qualifier ‘potential’ indicates that the fragment’s ultimate
output, to a frame buffer, is subject to further culling operations.
Fragment processing is the second processing stage in Figure 2.1, this transforms each
fragment. In graphics rendering, this stage may apply texture to a scene in a video game.
The processed fragments are written to frame buffers before display update. Each block
which resides in off-chip memory (accelerator card DDR RAM), is indicated with shading.
These blocks are exclusively the vertex buffer, textures and frame buffer(s).
For 2D video image processing algorithms, the process in relation to Figure 2.1 is
as follows. The vertices of the frame (corner coordinates) are input from a host. Trivial
(scale, translate, rotate) or no vertex transformation is then performed. The outputs from
the rasterizer are target output frame pixel locations. Fragment processing performs the
core video processing functionality with input frame data read from ‘textures.’ A frame
buffer (in practice, an off-screen render target) is used to store output frame data.
The story of the development of the graphics processor architecture can be sum-
marised as the movement of rendering tasks, taken from right to left of the pipeline in
Figure 2.1, from a GPP to the graphics processor. One of the most significant steps was
to enable user programmability of fragment and vertex processing stages on the graphics
processor. The code used to program these stages is referred to as a shader. All fragment,
and similarly all vertex, processing pipelines execute the same shader program.
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Figure 2.2: A Diagram of the nVidia GeForce 6 Series Graphics Processor
(taken from [108] and appended with detail from [77])
The Graphics Processor Hardware
The architecture which implements the pipeline in Figure 2.1, for the GeForce 6 series
graphics processor, is shown in Figure 2.2. A GeForce 7 series of graphics processor has a
similar architecture, with the addition of extra fragment and vertex processing pipelines.
Figure 2.2 includes a number of additional stages, omitted from Figure 2.1, which
include pre- and post-fragment processing culling operations. These operations cull, from
a scene, objects (or fractions of objects) which are: off-screen, occluded by other objects
or otherwise out of a predefined viewable region. For the video processing algorithm
implementations presented in Chapter 3, these stages can be disregarded.
A complete graphics rendering flow through the architecture in Figure 2.2, from a set
of input vertices to the update of a frame buffer, is termed a rendering pass. For video
processing applications this is the processing of a single output frame, or for multi-pass
algorithms (discussed below) an array of intermediate computation results.
Iteration level parallelism is exploited in both fragment and vertex processing
pipelines. The fragment processing pipelines are explained in further detail below.
Fragment pipelines are organised in groups of four (known as quads). The number of
quads varies with the graphics processor model, for example the GeForce 7900 GTX and
GeForce 6800 GT have six and four quads respectively. A graphics processor is scalable to
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multiple quads because of two constraints: no result sharing between fragment processors
and a feed through pipeline. Without these constraints scalability would be restricted due
to synchronisation required to satisfy data dependencies between fragment pipelines.
To minimise the cost of off-chip memory accesses, and the effect of latency in the
pipeline, a large number of threads (estimated to be 1300–1500 in Section 5.2.1) is executed
over all fragment pipelines in single program multiple data (SPMD) fashion.
The graphics processor is a feed through pipeline architecture. In this setup an off-chip
memory location can only be read from, or written to, during each rendering pass. To share
intermediately processed data between neighbouring outputs, a multi-pass implementation
is required [103]. Three multi-pass algorithms are described in Section 3.4.1.
In an accelerator card setup for a commodity PC, on-board RAM is tightly coupled
to system memory. Processing commands and textures are transferred to on-board RAM
through direct memory access (DMA), by a GPP. In practice this can occur at any point
during graphics processor computation. To minimise the effect on the performance figures
in Chapter 4, a single ‘dummy’ rendering pass is performed before timing is commenced.
The graphics processor memory system components are: a shared on-chip L2 cache;
‘uniform’ constant registers, which are global to all computation; intermediate buffering
stages throughout the pipeline [38]; a small texture cache local to a ‘texture filter’ block for
each quad; and local registers for each fragment pipelines. A ‘texture filter’ block handles
the texture fetches and resizing for each thread.
From an analysis of United States patent applications it is predicted that memory
requests are made through a register based queueing method [77]. This is also shown
in Figure 2.2. Each fragment pipeline queues texture requests in a buffer. The ‘texture
filter’ block then processes requests from each buffer in a round-robin polling scheme. The
‘texture filter’ block checks a local L1 cache, for texture data, before a request is made
to the global L2 cache. Requests are pipelined in the ‘texture filter’ to minimise memory
access overhead. This setup is approximated in the system model in Chapter 5.
An additional important feature of the graphics processor, is that of texture pre-
fetching [62]. In this process, texture addresses are distributed from the rasterizer block
to a pre-fetch block (as well as fragment pipelines). The address is used to predict the
next texture locations. These addresses are then requested from off-chip memory.
For the nVidia GeForce 8 series graphics processor, enhancements are made to the
above architecture. The most significant difference is that the vertex and fragment process-
ing pipelines are combined in a scalar unified processor [98]. The unified processor performs
an additional third function, called geometry shading. This is applied after vertex process-
ing, and before the rasterizer, and enables the processing of object ‘arcs’ as well as vertices.
Through the compute unified device architecture (CUDA) programming model [98], the
programmer is has greater control of thread batches on the GeForce 8 architecture. An
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equivalent programming model for AMD-ATI devices is close to metal (CTM) [8], and
similar unified shader processing is performed with ‘stream processors’.
Further advantages and differences for the nVidia GeForce 8 series and AMD-ATI
Radeon devices are explained further in Section 2.2.3.
2.2.3 Homogeneous Multi-Processing Element Architectures
To bound the problem domain into which the design space exploration and system model
in Chapter 5 falls, a class of homogeneous multi-processing element (HoMPE) architec-
tures is identified, as is shown in Figure 2.3. The term processing element is used so as
not to restrict the choice to only a processor for performing computation. In general, the
processing element may be a reconfigurable datapath, processor or fixed function ASIC.
Similarly the choice of interconnect, control and memory system is arbitrary. The explo-
ration in Chapter 5 focuses on GeForce 6 and 7 series graphics processors, however, the
processes and model can be applied to other HoMPE architectures.
Under different architectural constraints, the homogeneous multi-processing element
(HoMPE) class is inclusive of nVidia GeForce 6, 7 and 8 Series graphics processors [100],
AMD ATI Radeon graphics processors [9], the Cell/B.E. processor [107] and the poly
executing unit of the Clearspeed CSX processor [26]. The conformity of each architecture
to the HoMPE class is explained below.
The processing elements in each architecture have a parallel processing computation
model. In the terminology of Flynn’s taxonomy [48], the programming model for each
architecture is termed as single instruction multiple data (SIMD). Alternate terminology
for the graphics processor programming model is a single program multiple data (SPMD)
model. In all cases, architectural flexibility is limited to facilitate reduced programming
complexity, and to minimise program code overheads (program counters, cache etc.).
For the nVidia GeForce 6 and 7 series graphics processors, a processing group can be
considered as a quad of four fragment pipelines (each of which is a processing element).
A HoMPE architecture has both local and global memory. The Cell processor has
local memory, called a ‘local store’ with greater flexibility than a cache. For global memory,
the Cell/B.E. has a shared 512 KByte on-chip memory space [107]. On-chip memory on
the Clearspeed CSX processor is SRAM which is global to all execution units [26].
On a graphics processor, local memory is the small L1 cache within a ‘texture filter’.
The global memory for a graphics processor is the shared L2 cache. In the GeForce 8 series
architecture the on-chip global address space is user controllable. This enables read and
write, in different time slices, to the same on chip memory location [98]. This supports
multi-pass operation without intermediate write to off-chip memory.
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Figure 2.3: A Block Diagram of the Homogeneous Multi-Processing Element
(HoMPE) Class of Architectures
The off-chip memory choice is dependent on the target system. However, each archi-
tecture boasts impressive off-chip bandwidth. The GeForce 8 series is superior with up to
103.7 GB/s of off-chip memory bandwidth [100]. High speed, high latency, DDR RAM is
a common choice for off-chip memory, for example a GDDR3 device [111].
Consider the differing complexity of the global controller for each architecture. For
a graphics processor, the controller includes pipeline features, up to and including the
rasteriser, which feed the fragment pipelines. In a Cell/B.E. processor, the controller is a
64b Power Processor Element (PPE) [107]. Poly execution units in the Clearspeed CSX
processor are controlled by a dedicated ‘poly controller’ [26].
The interconnect of each architecture is also somewhat different. Synergistic process-
ing elements (PEs) in a Cell/B.E. are interconnected using a specially designed bus,
namely the element interconnect bus (EIBTM ), with up to 96 GBytes per second in-
terconnect bandwidth [107]. For the Clearspeed CSX, processing elements are connected
to global memory through the ClearconnectTM network on chip [26]. Interconnect details
for graphics processors are not provided by manufacturers. For the model in Section 5,
the interconnect is modelled as a ‘round-robin’ arbitration scheme, as alluded to in [77].
Each architecture is constrained to, or can be bounded as such, to implement a
homogeneous stream processing programming model, across all processing elements. This
scenario is assumed for the architectures in this work. For a Cell/B.E., an extension to
this programming model is to pipeline computation, heterogeneously, across SPE elements.
This is advantageous for algorithms with data dependence properties which restrict large
degrees of iteration level parallelism, but which are susceptible to pipelining.
Component colours in Figure 2.3 reflect the design space taxonomy in Figure 5.3(b).
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2.2.4 Other Relevant Accelerator Devices
The devices described in Sections 2.2.1, 2.2.2 and 2.2.3 are just a subset of the available
accelerator technologies. A number of other relevant technologies are also available for
application as a video processing accelerator. Interesting examples are described below.
A digital signal processor (DSP) is the most significant alternative accelerator tech-
nology to an FPGA for video processing applications. Texas Instruments (TI) currently
dominate the market for DSPs. Their current state of the art device for video processing
is the Davinci (TMS320DM6467) Digital Media System-on-Chip (DMSoC) [126].
One advantage of a DSP over a GPP is the switch from the Von Neumann to the
Harvard architecture. In addition, the DSP is a very long instruction word (VLIW)
architecture capable of multiple instruction issue to many functional units per cycle.
The TI DMSoC DSP core has eight functional units, capable collectively of a total of
32 8-bit operations per clock cycle [126]. At a clock rate approaching 600 MHz, this equals
19 giga-operations per second. In comparison, an nVidia GeForce 8800 GTX graphics
processor performs an order of magnitude higher, with a peak of 346 GFLOPs [117]. Its
precision in this case (32-bit floating point) is also superior to the DSP (8-bit).
In addition to the DSP core, the TI DMSoC has additional resources including an
ARM processor and two high definition video image co-processors (HDVICPs). The
HDVICPs are used to perform high definition CODEC operations.
Despite the large peak performance difference to the graphics processor, a DSP is
inherently more flexible. Note that a DSP has a shorter pipeline depth and greater memory
access control. This is beneficial for algorithms with a high number of data dependencies.
An application-specific integrated circuit (ASIC) solution is the most optimal archi-
tecture in speed, power and size [80]. However, an ASIC is: of high monetary cost (for
low to medium unit production); inflexible to post-manufacture bug fixing; and has a long
lead time. These limitations are in part responsible for the widespread adoption of FPGA
and multi-processor architectures as more flexible accelerator architectures.
The Tilera TILE64 processor is an interesting and novel network-on-chip architecture
for, amongst others, multimedia applications [132]. A TILE64 processor has an 8 × 8
array of identical processing cores. The most endearing feature is up to 27 Tbps of on-
chip mesh interconnect. This is up to two orders of magnitude higher than the interconnect
bandwidth for the Cell/B.E. quoted above. In addition, the TILE64 has a 192 GFLOPs
performance. This is of the order of that of the GeForce 8800 GTX.
An impressive benchmark result for the TILE64 is to perform two H.264 encodes on
a 720p video frame at 30fps. Further benchmarks are not present at this time.
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2.3 The Comparison Challenge
To choose between alternative accelerators requires the consideration of multifarious com-
parison metrics. Common metrics include, throughput (speed), power and area. For a
target application, the metrics are often placed in a qualitative order of ‘importance’.
Consider the alternate applications domains of an embedded processor in a mobile
telephony device and a mainframe super computer. For the embedded processor, one may
consider the power and area requirements as the most ‘important’ metrics. Conversely, for
a super computer, the peak throughput performance is often the most ‘important’ metric.
For two video processing applications, the ‘importance’ of metrics may similarly differ.
The comparison in Chapter 4 focuses on the quantifiable factor of throughput perfor-
mance, this is a universal metric for the comparison of architectures. Alternative factors,
which influence the selection of an accelerator, are summarised in this Section. In Sec-
tion 2.3.6, the setup for the comparison in Chapter 4 is explained.
2.3.1 Die Area
The trends of system miniaturisation, and fabrication yield issues, amplify the requirement
for dense functionality. Kuon and Rose show that the die area requirement of LUT based
reconfigurable logic implementation, with respect to an equivalent ASIC implementation,
is of the order of 35 times higher [75]. This fraction can be improved through the addition
of coarse-grained macro-blocks, however, a significant void remains. Graphics processor
die utilisation may also be considered to be inefficient, with respect to an ASIC. For
example, in the nVidia GeForce 7800 GTX (G70), hardware which is directly related to
fragment and vertex shader functionality consumes only half of the die area [54].
Estimates of graphics processor and FPGA die areas are reasoned below. These
estimates are later used in Sections 2.3.5 and 4.8.1.
In the ITRS System Drivers report the die area of ‘state of the art gaming processors’
is stated to be 220mm2, this is predicted to be a constant up to the year 2020 [68].
For reconfigurable logic, Xilinx FPGA devices are considered. From assumptions
made by Campregher [22] it is assumed that the largest FPGA device is of die size
1450mm2. In addition, that within a device family (for example the Virtex-4 LX family)
devices scale, in die size, approximately with the number of CLBs.
As an example, the Xilinx Virtex-4 XC4VLX25 device is considered. The largest
device in the same family is the XC4VLX200 model which has 22272 CLBs [144]. An
XC4VLX25 device has 2688 CLBs, which is approximately 12% of the number of CLBs
in the XC4VLX200. The area estimate for the XC4VLX25 device is therefore 175mm2.
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The above assumptions are considered to be reasonable to provide die size estimates,
within an acceptable margin of error. The graphics processor has a die area which is
approximately 15% of the size of the largest FPGA device. For comparison, a single
core Pentium 4 has a die area of 112mm2 [36] and the Cell/B.E. a die area of 217mm2
(estimates from [46,107]). Manufacturers of reconfigurable logic devices can produce chips
with larger die area, than a processor, due to the repeatable nature of the architecture.
2.3.2 Development Tools: Design Time
Design time refers to the required ‘effort’ to generate an optimal bit stream (for reconfig-
urable logic) or machine code instructions (for the graphics processor). To quantify design
time accurately is challenging. This is because it is sensitive to a designer’s relative skills
in hardware or software tool flows. However, improvements in programming tools, which
target the reduction of design time, can be analysed. A representative set of the available
tool flows, for each target platform, is summarised in Figure 2.4.
For reconfigurable logic implementations, VHSIC Hardware Description Language
(VHDL) and Verilog are used to specify architectural layout. The VHDL and Verilog
languages provide a level of abstraction from a choice of mapping, placement and rout-
ing [4,150]. For the graphics processor, C for graphics (Cg) or OpenGL Shading Language
(GLSL) used in conjunction with the OpenGL or DirectX APIs, is the most common pro-
gramming setup [85, 89, 122]. In both Cg and GLSL, a designer specifies an algorithm’s
kernel function on object vertices and fragments. API commands are used to control
data movement, memory allocation and graphics pipeline setup [89, 122]. As design size
increases, the level of detail in each tool flow presents a daunting design effort.
The options for enhanced levels of abstraction, for each device, are explained below.
The GLSL Program class library provides a level of graphics processor abstraction
from API function calls [33]. Alternative programming tools automatically generate Cg
(or GLSL) kernel code [43, 60, 87]. This provides a further level of abstraction as follows:
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GPUCV generates code for the computer vision application from pre-coded algorithm con-
structs [43]; Accelerator is a data parallel programming model for compilation of graphics
processor code [130]; and for Brook the graphics processor programming model is adapted
to a stream and kernel approach [21]. The choice between these tools is a trade-off between
abstraction from and control over the graphics pipeline.
For reconfigurable logic, the trade-off between programming tools is similarly between
the level of abstraction from and control over the architecture. Vendor provided tools, for
example EDK and Core Generator from Xilinx [146], provide an initial level of abstraction
with standardised design modules. High level C-like description languages, the most fre-
quently recognised being HandelC [24], provide a programming model abstraction. From
these approaches implementation complexity can be reduced, however, a designer must
still consider low level architectural features to achieve high performance.
System level approaches, for example SystemC [101] and SystemVerilog [102], provide
a further level of abstraction, for reconfigurable logic, through a programming model based
on system level behaviour. ImpulseC [63] and AutoPilot [14], represent tools with a further
level of abstraction, these compile from a high level C or C++ description to VHDL code.
Xilinx System Generator is an alternative high-level tool, which supports automated code
generation from the MATLAB (Mathworks) and Simulink environments [147].
Rapidmind [87] and ‘A Stream Compiler’ (ASC) [60] are tool flows which use high level
descriptions, with sufficient abstraction to simultaneously target different devices. Rapid-
mind code can be targeted to the graphics processor, Cell/B.E. and multi-core CPUs [87].
ASC can be targeted at graphics processors, reconfigurable logic and the Sony Playsta-
tion 2 video games console [60]. The quality of each compiler is as yet unproved.
In addition to implementation cost, the debugging process for each device can be
costly. For reconfigurable logic, timing issues supplement a long multi-level design veri-
fication and debugging process. The debug environment for a graphics processor is also
challenging, this is due to a lack of transparency in the architecture [81]. With increased
design size, these factors can also have a significant impact on the design time.
For state of the art graphics processors, the CUDA [98] and CTM [8] tool flows are
available, these provide greater architecture transparency than was previously available.
2.3.3 Power Minimisation Techniques
The current trend in CMOS technology power consumption growth, from the the semi-
conductor road map, shows an ominous prospect for future system architects [68]. A result
is that power is today one of the most important metrics for a system designer.
A prior comparison, based on accelerator card wattage ratings, shows a marginal 1.4
times benefit, in performance per Watt, for the FPGA over a graphics processor [15].
2.3 The Comparison Challenge 34
Detailed device information from graphics processor vendors is sparse. This makes
the collection of more accurate power consumption estimates (based on device power
consumption) challenging. A number of model based works are as follows.
Sheaffer presents a model based thermal management technique for a graphics proces-
sor [119], which uses the QSilver low level graphics processor model [116]. Whilst dynamic
voltage scaling had the lowest impact on performance, of five tested schemes, the use of
multiple clock domains was shown to provide lower temperatures.
For nVidia GeForce 7 series graphics processors, the core and memory clock rates are
varied subject to computation load. This minimises power and heat dissipation. Equiv-
alent power minimisation techniques are possible for Xilinx Virtex-5 FPGAs, through
System Monitor (for analysis of ambient conditions) and digital clock managers [149].
In later work, the Qsilver simulator is used with the PowerTimer [19] to estimate
power, and explore redundancy schemes for graphics processors [117]. An estimated re-
duction in the power consumption of on-chip memory, by 10%, was achieved.
Xilinx provide a power model for their FPGAs, namely XPower Estimator (XPE).
This can be used to optimise power consumption at an early stage of the design flow.
For an FPGA implementation, additional steps can minimise power consumption, for
example, through the astute choice of arithmetic operator bit-widths. In work by Gaffar,
up to 20% power improvement is observed over a uniform bit-width solution [49].
2.3.4 Numerical Precision
The computation number format for the nVidia GeForce 6 or 7 series graphics processors,
is single (fp32) or half (fp16) precision floating point [45]. Performance improvement can be
achieved if the fp16 numerical format is used. This reduces internal storage and datapath
requirements [108]. Graphics processors also support numerous data storage formats [108].
These include 32-bit (floating point) and 8-bit 1,3 or 4-vector representations. A careful
choice of number format is necessary for optimal use of memory bandwidth and cache.
For reconfigurable logic, an arbitrary numerical format can be used for computation
and data storage. The precision requirement for video processing is often such that the
result must have a high aesthetic quality. Due to this, a fixed point number representation
for computation (variable bit-width) and storage (8-bit) is frequently adopted.
Substantial work on bit-width optimisations for FPGA implementations, was per-
formed by Constantinides [29]. An analytical approach to bit-width optimisation, is shown
to provide area and speed improvements of up to 45% over optimal uniform bit width rep-
resentations [29]. The precision of embedded coarse-grained blocks is an additional factor
to consider for modern FPGA devices [18].
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If one optimises number representation based on ‘aesthetic’ image qualities, a large
spread of test data is required to ensure stability. This setup is adopted in Section 3.
The flexibility of reconfigurable logic to implement arbitrary numerical precision pro-
vides another optimisation dimension over the fixed numerical representation of the graph-
ics processor, in which speed, area and power metrics can be improved.
Implementing Floating Point Computation on FPGAs
Whilst a fixed point representation is often sufficient, scenarios arise where one may require
floating point FPGA implementation, for example, in medical imaging.
Improvements in device density, and the addition of coarse-grained multipliers, has
overcome many initial area and speed barriers for implementing floating point calculations
on FPGAs. Over the six year period from 1997 to 2003, FPGAs improved in floating point
performance at a rate of two to five times per year [134]. This exceeded Moore’s Law of
an improvement of 1.5 times per year for CPUs [83]. In 2005, Hemmert observed that
FPGAs could outperform CPUs in FLOPs for addition and multiplier operations [59].
However, performing floating point calculations on FPGAs has a large area cost.
In [59,134] the largest Virtex-II Pro FPGA devices are used. These are observed above to
be approximately 13 times larger than a CPU. In Section 4.8.2, it is show that for floating
point computation on each device, an nVidia GeForce 7900 GTX graphics processor has
at least a twelve times higher density-performance product, than a Virtex-4 FPGA. In
this case, the FPGA device over-maps the largest Virtex-4 part by at least two times.
2.3.5 Computational Density: A Comparison
Computational density is the maximum theoretical computational performance achievable
from a target platform. DeHon explores computational density of the FPGA and a GPP
in [37], and shows empirically that the FPGA has an order of magnitude higher compu-
tational density than a GPP. The difference is due to the additional hardware, that is
required in a GPP, to support the instruction overheads of temporal computation.
There are challenges involved in any device achieving the peak computational density
performance. A hardware (e.g. an FPGA) implementation requires the careful use of
pipelining, whilst a processor (e.g. a GPP) implementation must be efficiently scheduled.
DeHon’s empirical analysis is now applied to modern FPGA devices and graphics
processors. The analysis is based on the number of ‘bit’ operations per nanosecond for
each device. For example, a single precision floating point add is a 32 bit operation.
Graphics processors are advantageous over the GPPs considered by DeHon because
a larger portion of the die area is devoted to computation than to cache storage [81]. This
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Operations per Time Unit Operations per
Device
Time Unit (nanoseconds) nanosecond
GeForce 7 7900 GTX 21504 1.54 13963
GeForce 6 6800 GT 7168 2.86 2506
Virtex-4 XC4VLX200 81048 1.82 44532
Virtex-II Pro XC2VP100 55196 2 27598
Spartan-3 XC3S5000 35880 3.07 11687
Virtex-4 XC4VLX25 14484 1.82 7958
Virtex-II Pro XC2VP7 6028 2 3014
Spartan-3 XC3S1000 8280 3.07 2697
Table 2.1: Empirical Computational Density for Sample Graphics Processor (Rows
2–3) and Reconfigurable Logic Devices (Rows 4–7)
results in a fundamentally higher computational density. A further development since
DeHon’s work, is that modern FPGAs contain hard core embedded modules. The fragment
processing stage of the Nvidia GeForce 6800 GT and 7900 GTX graphics processors, and
the Xilinx Virtex-II Pro, Spartan-3 and Virtex-4 FPGAs, are analysed below.
At peak performance, the GeForce 6 fragment pipeline is capable of two 4-vector dot
product instructions per clock cycle [108]. A dot product function comprises four multiply
and three addition 32-bit floating point operations. The GeForce 7 architecture has an
extra two ‘mini ALU’ units in each pipeline, it is therefore capable of a peak of four dot
product operations per clock cycle. The peak clock rate, for a GeForce 7900 GTX and a
GeForce 6800 GT, is 650MHz and 430MHz respectively.
DeHon makes a very conservative estimate that each CLB is capable of an illustrative
one ALU bit operation, with two 4-input lookup tables per CLB [37]. In a Virtex-4
FPGA, each CLB contains four slices, and each slice has two 4-input LUTs. A similarly
very conservative estimate of four ALU bit operations per modern CLB is made.
The embedded multipliers in Virtex-II Pro devices, and within the XtremeDSP blocks
in Virtex-4 devices, are 18 input blocks, and therefore each represent 18-bit operations.
In addition, the accumulator in an XtremeDSP slice is a 48-bit operator [151].
A further computational resource, on the FPGA, is to map logic into Block Select
RAM (BRAM) memory [93]. For an 18 KByte BRAM a 2 operand 7-bit function can be
performed (log2(18K) = 14 address inputs). In the best case scenario, with no alternative
use for block memory, all BRAMs could be utilised for this purpose. PowerPC blocks
in the Virtex-II Pro are discounted in this analysis this is because their computational
density is minimal, in comparison to the remainder of the device. The peak clock rate for
the Virtex-II Pro and Virtex-4 is 500MHz and 550MHz respectively.
2.3 The Comparison Challenge 37
A summary of the operations per nanosecond for each device is given in Table 2.1.
It is observed that the largest Virtex FPGA devices, on rows 4–5 of Table 2.1, have an
order of magnitude higher number of operations per nanosecond that the GeForce 6800
GT. This is equivalent to the difference observed by DeHon between an FPGA and a
GPP [37]. However, the GeForce 7900 GTX has a 3 times higher operations per time
unit, and a 5.6 times higher operations per nanosecond, than the GeForce 6800 GT. This
shows the large step in computational density between graphics processor generations. A
GeForce 7900 GTX is only a factor of 2 to 4 behind the largest Virtex FPGA devices.
The largest ‘budget’ Spartan-3 device exceeds both graphics processors in operations
per time unit, however, its inferior clock speed results in a lower operations per nanosecond
than the GeForce 7.
‘Relatively sized’ (from the area analysis above) FPGA devices are included for area
comparison. It is observed that whilst all three FPGA devices exceed the GeForce 6800
GT operations per nanosecond, the GeForce 7900 GTX out performs both by a factor of
2–5 times. Per unit area, the GeForce 7900 GTX has the highest computational density.
Whilst these results are interesting to show the theoretical computational capabilities
of both reconfigurable logic and the graphics processor, conclusions must be drawn with
care. The ability of each device to exploit the computational densities shown in Table 2.1,
for a particular algorithm, must be assessed, as noted at the start of this Section.
2.3.6 Comparison Setup
The astute reader will notice that unit price is omitted from the above metrics. This is
because of its high volatility to market effects. Also, for broadcast video in particular the
unit price factor is often insignificant, when compared to the man-hour design time cost.
The comparison in Chapter 4 assumes the following for the above metrics.
1. Area: FPGA resource usage is analysed in Section 4.8.1 to consider the performance
per unit area of each device, for each case study algorithm.
2. Design Time: The lowest level of abstraction tool flow is used for each device. De-
spite this the design time varies significantly. For example, for video frame resizing
the graphics processor implementation was straight forward, but the FPGA design
required many iterations. This scenario was reversed for histogram equalisation.
3. Power: No power optimisation are performed to either device.
4. Number format: An 8-bit per RGB component storage format is used throughout,
and FPGA implementations are optimised to a uniform bit-width. As an aside a
comparison based on floating point arithmetic is performed in Section 4.8.2.
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2.4 Related Literature on Implementation Studies
The related literature on implementation studies is grouped as comparative studies in
Section 2.4.1, and relevant graphics processor implementation studies in Section 2.4.2.
2.4.1 Comparative Studies
Quantitative comparisons of the FPGA, graphics processor, and Cell/B.E. devices, are
presented in [15, 60, 92, 95, 152]. The performance results for each comparison are sum-
marised in Figure 2.2, speed-up is quoted relative to a GPP implementation.
Alongside the related work, speed-up figures for the fast Fourier transform (FFT) [52,
129] and discrete wavelet transform (DWT) [13, 142] algorithms are presented. Perfor-
mance results are taken from separate sources for each device. The sources are chosen
to be similar time-wise implementations of the same algorithm. This is indicated by the
device choice in each scenario.
For DWT implementations, the type of transformation used on each device is different.
On the FPGA, a 5/3 Lifting 2D DWT [13] is chosen and on the graphics processor,
Daubechies 9/7 2D DWT is chosen [142]. The core difference between these schemes is
the number of filter taps for low (l) and high pass (h) filtering, as indicated in the name
(l/h). For the FPGA implementation, the area resource is consumed by the datapath and
control logic. It is therefore reasonable to assume that an extension to a larger tap filter
is unlikely to have a significant impact on the performance figures quoted here.
Each of the implementations from Table 2.2 is now discussed below.
The results for the discrete wavelet transform show the most significant difference be-
tween graphics processor and FPGA performance. A 30 times difference is observed. The
performance figure for the graphics processor in Table 2.2 also includes video frame upload
time. If only graphics processor ‘execution time’ is taken, as in the setup in Section 4.3,
the FPGA advantage is still a significant 24 times. For this case study, the FPGA pro-
vides a superior performance over the graphics processor from the combined advantages
of a specialised datapath implementation and optimised memory reuse strategy.
Xue [152] compares the implementation of a Fluoro-CT Reconstruction algorithm on a
FPGA and graphics processor. Performance and RMS error is shown to be approximately
equal for 32-bit fixed point FPGA and single precision floating point graphics processor
implementations. For half precision floating point, on the graphics processor, a two times
performance improvement is observed for a 2% increase in RMS error.
Later work on Computed Tomography by Klaus shows a 4–5 times speed-up for a
GeForce 8800 GTX over a spectrum of FPGAs [95]. However, the most modern FPGA
compared is the Virtex-II, which is two device generations behind the GeForce 8800 GTX.
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Results for a GeForce 7800 GTX are also presented by Xue, in this case the graphics
processor performance drops by over two times. The GeForce 7800 GTX is one device
generation newer than the Virtex-II. A like-for-like hardware comparison is absent. In the
same work the Cell/B.E. is shown to have a two times performance benefit over an FPGA
solution, however it is two times inferior to the similarly aged GeForce 8800 GTX [152].
In work by Howes et al. [60], results from an automated compilation tool, targeted at
each architecture concurrently, show the following. The graphics processor is superior for
Monte-Carlo simulation, by up to an order of magnitude. For the FTT and weighted sum
functions, Howes observed smaller speed-ups of 4 and 1.5 times respectively for a graphics
processor over an FPGA. These performance figures are, however, highly sensitive to the
quality of the compilation tool. Hand optimised FPGA FFT implementations are observed
below to match the performance of a graphics processor.
Baker [15] analyses performance based on system cost and power. In comparison to
the FPGA, the graphics processor is observed to be superior on price per unit speed-up
and inferior on speed-up per unit of energy1. These results suggest that the graphics
processor is beneficial for super computing and the FPGA for embedded systems.
The Cell/B.E. instantiation used by Baker, is an $8000 IBM Cell processor board [15].
A Cell/B.E. is advantageous to both the FPGA and graphics processor devices in speed-up
per watt but inferior on a per unit cost basis. Out of the three devices the Cell/B.E. may
be considered to be the superior embedded system device.
A further interesting result, from [15], is that the Cell/B.E. performance exceeds both
an FPGA device and a GeForce 7900 GTX device by two times. This is consistent with
work by Klaus [95]. The FPGA used in each case is a comparably old Virtex-II.
Morris [92] compares the graphics processor, Cell/B.E. and FPGA for financial appli-
cations. For a moderate FPGA clock speed, of one fifth the speed of a graphics processor,
the FPGA solution provides a superior trade-off in performance and accuracy, over similar
graphics processor generations (to the FPGA) and a Cell/B.E. As an example up to 4.5
times higher than a graphics processor for a 50% drop in precision. For equal precision
the FPGA has marginally higher performance. A comparison of the Virtex-4 device with
the Cell/B.E. shows the FPGA to be superior by up to five times. This is a more equal
comparison setup than the comparison setups mentioned above from [15,95].
In work co-authored by the author [69], an American pricing option implementation is
analysed. A graphics processor is observed in this setup to provide a superior performance
of 1.27 times over an FPGA implementation for a ‘like-for-like’ numerical precision. If a
fixed point number representation is used, the FPGA implementation is superior by over
1The choice of maximum power rating in [15], for the energy consumption figures, is somewhat imprecise.
The reason is that each device may not operate at the maximum power consumption. These results should
therefore be interpreted with care.
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two times. Both the FPGA and graphics processor implementations provide two orders
of magnitude improvement, over an Intel Core 2 Duo processor.
Whilst a large speed-up is observed over a GPP for the majority of case study examples
in Table 2.2, Howes [60] observed two examples, the FFT and weighted sum functions,
where the GPP has superior performance. Although this difference may be conjectured to
be in part due to inefficient mapping of the automated compilation tool, it is interesting
to analyse this difference further.
Moreland, who presented the first literature on the use of a graphics processor for
video image processing [91], in the same work also targeted the FFT algorithm. Due
to the restrictions on the graphics processor memory system, Moreland observed a four
times higher performance for a 1.7GHz Intel Xeon processor, over the then state of the art
GeForce 5 series graphics processors. Later, Buck [21] observed a similar low performance,
relative to a GPP, for FFT computation on an nVidia GeForce 6800 GT.
In 2006, Govindaraju presented the GPU-FFT library [52] with a performance of
four times higher for a GeForce 7900 GTX than an Intel Opteron or Xeon. Although
the improvement is in part due to advances in graphics processor technology, an analysis
of graphics processor memory system behaviour, using the 3C’s (compulsory, capacity
and conflict misses) cache model, was shown to improve performance. This example
demonstrates the large improvements in graphics processor hardware and development
skills, over the four year period from 2003 [91] to 2006 [52], which continue to date.
The results in [52] present only relative performance figures. For the results in Ta-
ble 2.2, the author benchmarked the GPU-FFT library on a GeForce 7900 GTX. The
performances for a one million sample FFT was 19ms.
An equivalent FPGA implementation to the GPU-FFT implementation, is taken from
the Sundance floating point FFT core [129]. For an implementation on a Virtex-4 running
at a clock speed of 200 MHz, a one million sample FFT is performed in 21ms. The graphics
processor and FPGA performance is approximately equal.
In addition to the quantitative work, two substantial qualitative comparisons of the
relative merits of the FPGA, graphics processor and Cell/B.E. can be found in [73,95].
A number of works propose the cooperative use of a graphics processor and FPGA
device in a single system [73,84,90,152]. These architectures are reviewed in Section 6.1.2.
To the author’s knowledge, the work presented in this thesis is the first detailed
analysis of the performance drivers for the graphics processor and FPGA. Related work
above provides motivating comment and analysis but provides no systematic approach to
the performance comparison. In addition, the comparison of the graphics processor and
FPGA by the author in [32] pre-dates all of the related work in Table 2.2.
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2.4.2 Video Processing on the Graphics Processor
Section 2.4.1 provides a comprehensive study of prior comparison work. In addition, there
are also a number of solely graphics processor related implementation studies which are
of relevance to this work [27,44,47,52,72,103,127,130]. These are summarised below.
Colantoni [27] analyses five case studies based on four features of math, branching,
memory and vector operations. This categorisation is adopted in part, in Chapter 3.
A number of related motion vector estimation graphics processor implementations
have been presented in [72, 127, 130]. Speed-ups of up to four times over a GPP are
observed. These examples demonstrate the potential of the graphics processor for motion
vector estimation. A 3-step non-full-search method is presented in Chapters 3 and 4, which
exploits a novel optimisation scheme for data dependence, and is capable of processing a
720p video frame at over 30 frames per second. It is unfair to make comparison with older
approaches, but this speed is sufficient for real time ‘high definition’ video processing.
A histogram computation implementation has been presented by Fluck [47]. For the
same hardware, the author’s implementation performs approximately four times faster
than Fluck’s method. The key differences of the work presented in Chapter 3 are: an
optimisation which changes the order in which input frame data is read; and the direct
generation of a cumulative histogram. Neither is possible nor achieved in [47].
Tarditi presents a benchmark set of algorithms which include video image processing
algorithms [130]. The most significant performance improvements, over a GPP, is a factor
of ten times for rotation and convolution of a window size of 5× 5 pixels.
Software based graphics processor memory access optimisations balance compute
power and cache bandwidth [44, 52]. Performance improvements of up to five times have
been achieved through cache blocking [52] or subdividing a matrix-matrix multiply prob-
lem [44]. In both cases, multiple execution passes are required which result in increased
pipeline setup and computation overheads. In Chapter 6, a hardware based method is
proposed which provides an order of magnitude performance improvement.
A comprehensive survey of the use of graphics processors for general purpose appli-
cation (GPGPU) is presented by Owens [103]. Memory access reduction operations, as
analysed in Section 4.7, and the lack of memory scatter capability are cited in [103] as
weaknesses of the graphics processor. These concur with observations made by the au-
thor in Section 4. A further resource, for more information and literature on the general
purpose use of graphics processors, is the GPGPU forum pages [30].
A graphics processor is also, as would be expected from its graphics rendering origins,
favourable for 3D video effects [87]. Although not explored in this thesis, this is an
interesting, almost conventional application of a graphics processor. Indeed the rendering
pipeline is designed for 3D visual effects.
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2.5 Design Space Exploration
The motivating and related work which can be associated with the design space exploration
approach in Chapter 5, is presented in Section 2.5.1. In Section 2.5.2, a summary of related
system models, both analytical and physical, is presented.
2.5.1 Motivating Literature
A popular representation of the design space exploration process is the Y-Chart. Kien-
huis [71] defined the approach in 1999. It was named ‘Y-Chart’ in 2001 by Lieverse [76].
The Y-Chart is an intuitive process where by architecture and application models are
combined in ‘mapper’ and ‘simulator’ stages to produce performance results. In turn,
performance results motivate modifications to the application and architecture models. A
number of example uses of the ‘Y-Chart’ approach are found in [23,71,76].
Lieverse [76] and Kienhuis [71] both cite uses of the approach in the design of data-
paths and processing elements for heterogeneous video processing systems.
In his doctoral work, Erbas¸ uses the Y-Chart approach for the exploration of hetero-
geneous multi-processor system on chip architectures [23]. The framework is called Sesame
and is initialised by first culling the design space with empirical analysis. Next, the design
progresses as a process of iterative model refinement. The mapping stage in the ‘Y-Chart’
facilitates this iterative refinement process. Erbas¸’s work is an excellent overview of the
entire design space exploration process. In Chapter 5, the focus is on a specific example
of a template homogeneous architecture at a high-level of abstraction.
A number of other applications of the Y-Chart flow, which promote its use, are
surveyed in [55]. The strength of the Y-Chart approach is observed to be in the iterative
update of application and architecture choice based on performance evaluation results.
For the approach which is presented in Chapter 5, the standard Y-Chart method
for design space exploration is alone insufficient. Two issues are identified. First, the
Y-Chart is too high level and abstract to provide a useful insight into the exploration
process. For the constrained design space of graphics processor-like architectures, a more
detailed description is possible. Second, although the Y-Chart approach facilitates the
redesign of application and architecture, the choice of architecture for the mapping between
application and architecture should be made explicit.
To overcome the second issues a third design space variable of physical mapping is
introduced. This is represented as an overlap of the application and architecture design
space, and represents the architecture design choices to support the programming model.
For a homogeneous multi-processing element architecture, this is a vital part of the design
process. The approach in Figure 5.1(a), is thus an amendment to the Y-Chart approach.
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Other relevant design space exploration work in [16,55,104] is summarised below.
Haubelt [55] presents the SysteMoC model design space exploration methodology.
The stated goal is hardware/software co-design of an FPGA based platform for the appli-
cation domain of digital signal processing. A multi-level approach supports the model’s
application from the initial exploration stage to the automated generation of a system.
Panainte [104] presents a design space exploration of the options for a reconfigurable
micro-coded coprocessor to a general purpose processor, to accelerate multimedia appli-
cations. For MPEG2 encode, up to two times performance improvement is observed.
A multi-processor system named MPARM is presented by Benini [16]. An advantage
of Benini’s approach is that it is high level. This means that the speed of the associated
system model is high, the simulation time is 10000 cycles per second for a six processor
system. A limitation is that the model targets only the ARM AMBA bus protocol inter-
connect which currently limits its scope. In the system model presented in Chapter 5, a
high-level approach is taken to the modelling of interconnects, which is abstract from the
choice of bus protocol.
In similarity to [16, 55, 76, 104], it is desired in this work to take a step back from
low level architectural features and build a high level model for systematic design space
exploration. The advantage is that in this setup architectural modifications can be rapidly
prototyped, whilst enabling the modelling of non-cycle accurate performance trends. Mo-
tivations for the choice of model are now described below.
2.5.2 Models for Design Space Exploration
When creating models for design space exploration one is presented a trade-off between
providing a suitable level of abstraction to broaden the design space, and providing enough
detail to make the results meaningful. To explore related work in this area the SystemC
tool, architecture models, and Kahn Process Networks are discussed below.
SystemC: A Platform for Architecture Exploration
Related work in [16, 55, 104, 105, 110] demonstrates the strength of the SystemC class
library [101] as a flexible prototyping platform for design space exploration.
Specifically in [110], Rissa presents the advantages of SystemC over register transfer
level (RTL) description, as performed in VHDL or similar. A 360× to 10, 000× speed-up
in simulation time is achieved for SystemC models over RTL descriptions.
The above motivates the use of the IEEE 1666-2005 SystemC class library in Chap-
ter 5, for the implementation of an abstract transaction level architecture model.
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For a comprehensive description of the SystemC language and transaction level mod-
elling the reader is directed to [39].
At a higher level of abstraction, Shen [121] proposes the automated generation of
SystemC transaction level models from high level descriptors. This is achieved through a
resource of a database of parameterised system components. It is claimed that this ap-
proach quickens and improves the accuracy in the process of the generation of architecture
models. Shen’s work [121] is one approach which could be applied to automate part of the
design space exploration in Chapter 5, as discussed in Section 7.3.
Architecture Models for the Graphics Processor
A number of models have been created, which can be used to explore low and high level
aspects of the graphics processor architecture. These are summarised below.
Moya [38] created a cycle-level model of a graphics processor architecture named
ATTILA. The model is very low-level providing detailed simulation of all features of the
graphics pipeline. Its simulation time, is one factor which limits the use of this model
for design space exploration. Further, the meticulous detail in the ATTILA model limits
its application to prototyping only very small architectural modifications. The choice of
‘pure’ C++ code to implement the ATTILA model means that it is challenging to support
the modelling of the concurrent operation of system blocks. This support is provided by
default with the SystemC library [101].
QSilver [118] is another fine-grained graphics processor architectural model. This
uses Chromium [61] to intercept graphics processor pipeline commands and create a trace
of operations for the QSilver simulator. One application is to explore thermal manage-
ment [119]. QSilver is, similarly to [38], too low-level for rapid design space exploration.
An analytical performance model, of the entire graphics accelerator card is developed
by Liu [79]. The model includes data transfer to a graphics card, pipeline setup and
rendering, and is applied to a specific example of bioinformatics. Estimations matched
both the nVidia and AMD ATI devices. A limitation is that the model must be tuned to
the application. This limits the scope of the model for performance analysis.
A graphics shader performance model is provided by nVidia [99], namely nvshader-
perf. This accurately profiles the computational performance of a kernel, but provides no
information on memory system performance. In the system model presented in Section 5.2,
the nvshaderperf performance tool is used to provide an estimate of the computational
cycle count for fragment pipeline models.
Govindaraju provides a useful estimate for graphics processor memory system para-
meters. Cache block size is estimated to be 8× 8 pixels, and cache size to be 128 KBytes,
for the nVidia 7800 GTX [52]. This device is the predecessor to the GeForce 7900 GTX,
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and successor to the GeForce 6800 GT. The results mirror estimates by Moya [94] of a
16 KByte cache with 8×8 pixel cache lines for devices in the GeForce 6800 GT generation.
A small cache size is optimal for graphics rendering. Estimations from [52, 94] are used
for initial parametrisation and verification of the model in Section 5.1.
In addition to the models above, Schaumont presents a classification of configurable
design elements in [112]. On two axes the classification is separated as communication,
storage and processing classes on one axis, and implementation, micro-architecture, ISA
and processor/system architecture on the second axis. This provides a general view of the
configurable options for an arbitrary architecture, in contrast to the specialised classifica-
tion of customisable options for HoMPE architectures, as presented in Section 6.1.
The model presented in Section 5.2 provides a trade-off between the detailed archi-
tectural description in [38,118], and high-level or feature-specific models in [52,79,99].
Kahn Process Networks: Application Modelling
Whilst not an explicit design decision, the components of the system model and their in-
terconnects, as presented in Chapter 5, can be interpreted conceptually as a Kahn Process
Network (KPN) [70]. In Figure 2.5, a simple example of the KPN, for the case of two
process nodes and two communication channels, is shown. A representation from work
by Lieverse [76] who, amongst others [23, 71], champions the use of KPNs, is used in
Figure 2.5.
In the system model in Chapter 5, each processing group (a set of four PEs) can
be considered to be a KPN ‘Process’ from Figure 2.5. The buffer implemented to queue
memory accesses between a PE and the memory management unit (described in Chapter 5)
is equivalent to an unbounded KPN ‘channel’. To ensure that the appropriate latencies
are simulated in the system model, flags are passed between process nodes (PEs). These
indicate when a process node must stall or continue ‘execution’.
ChannelProcess
Figure 2.5: The Kahn Process Network Application Model (for the Example of Two
Interacting Processes [70,76])
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2.6 Synthesis of the Background with the Thesis
This section summarises how related literature, presented in Sections 2.1 to 2.5, promotes
the contributory work in Chapters 3 to 6. To achieve this aim Sections 2.6.1 to 2.6.4 cover
associations with each of the topics of Chapters 3 to 6 respectively.
2.6.1 Algorithm Characteristics and Implementation Challenges
The architectural descriptions of reconfigurable logic in Section 2.2.1 and graphics proces-
sors in Section 2.2.2 describe the two technologies explored throughout this thesis. Sec-
tions 2.2.1 and 2.2.2 also highlight the key architectural features necessary to understand
the implementations in Chapter 3, with the following prominent observations:
For Xilinx FPGA Devices:
Lookup tables (LUTs), arranged in groups as configurable logic blocks (CLBs), form the
fundamental reconfigurable fabric onto which the implementations in Section 3.4.2 are
mapped. CLBs are connected by programmable switch-box interconnects.
Specific to Xilinx FPGAs are coarse-grained Block Select RAMs (BRAMs), 18× 18-
bit multipliers and XtremeDSP slices. BRAMs are used to store fields (rows) of video
frame data. XtremeDSP slices, or 18x18 multipliers, are used to implement multiplication
operations. Each coarse-grained component is promoted in Section 2.2.1 to provide an
area efficient alternative to LUTs and switch-boxes for the stated target operations.
For nVidia Graphics Processors:
The fragment processing element of the graphics pipeline is the core computational com-
ponent for the implementations in Section 3.4.1. Graphics card texture memory, in the
form of DDR DRAM memory, is used to store video frames. The remainder of the pipeline
supports the rendering of a rectangle, sized to represent the dimensions of a video frame.
Related work from Owens [103] champions the study of using the graphics processor
for general purpose computation. This motivates the use of a graphics processor for im-
plementing algorithms outside of the intended application domain of graphics rendering,
for example, for image or video processing applications.
Colantoni’s [27] four feature algorithm characterisation for graphics processors is
adapted in Section 3.3.1. The development of a comprehensive pre-implementation char-
acterisation scheme in Section 3.3 is motivated by Colantoni’s [27] work.
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2.6.2 Reconfigurable Logic and Graphics Processor Comparison
The two key factors for literature relating to the comparison study in Chapter 4 are to
promote a fair and transparent study and to summarise key results of other comparisons.
A Fair and Transparent Comparison Study
The survey of literature relating to comparison metrics in Sections 2.3.1 to 2.3.4 and
the summary of the setup in Section 2.3.6 endorse the validity and transparency of the
comparison in Chapter 4. In particular the following two observations are made.
First, the die area estimations in Section 2.3.1 demonstrate the relative die footprint
of each device. This is used to assess FPGA resource usage in Section 4.8.1.
Second, a study of development tools in Section 2.3.2 enhances the understanding of
the design time costs associated with each device. This is a significant factor in the chosen
market segment of high-end broadcast video accelerator devices.
A comparison of computational density in Section 2.3.5 demonstrates the peak com-
pute power of each device. In similarity to DeHon’s motivating work for a comparison
between general purpose processors and FPGAs [37], this prompts further comparison.
The requirement for a dummy rendering pass to remove the uncertainty of when
data is transferred between general purpose processor and graphics processor memory is
observed in Section 2.2.2. This justifies a fair comparison of execution time.
Related Comparison Studies
The comparison results presented in Section 2.4.1 highlight that the graphics processor
and FPGA are both favourable accelerator devices, each beneficial for different scenarios.
A DWT is one scenario where the FPGA is superior due to the implementation of a
customised datapath to support data dependencies which result in a complex memory ac-
cess requirement. This is concurrent with an equivalent scenario for histogram equalisation
and motion vector estimation in Section 4.7.
For Monte Carlo, a graphics processor is favourable because of the compute intensive
nature of the algorithm. This is equivalent to observations made in Section 4.5 for the
primary colour correction algorithm.
Altogether the comparison studies summarised in Table 2.2 present no formalised com-
parison. The work presented in Chapter 4 is motivated by this observation and presents
a structured approach to the comparison challenge.
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2.6.3 Design Space Exploration of HoMPE Architectures
The ‘Y-chart’ [71] motivates the design space exploration process in Chapter 5. It is,
however, high level and does not represent architecture decisions to support application
mapping. These limitations provoke the enhancements as described in Section 2.5.1.
In similarity to [16, 55, 76, 104], it is desired in this work to take a step back from
low-level architectural features and build a high-level model for systematic design space
exploration. The model presented in Section 5.2 provides a trade-off between the detailed
architectural description in [38,118], and high-level or feature-specific models in [52,79,99].
Estimations from [52,94] are used for initial parametrisation and verification of this model.
The components of the system model and their interconnects, as presented in Chap-
ter 5, can be interpreted conceptually as a Kahn Process Network (KPN) [70].
Work by Shen [121] is one approach which could be applied to automate part of the
design space exploration approach as described in Section 7.3.
2.6.4 Customising a Graphics Processor with Reconfigurable Logic
A detailed description of the texture filter block in Section 2.2.2 describes how the graphics
processor memory system works. This explanation justifies the choices for the model in
Chapter 5 and aids the understanding of REDA in Chapter 6.
Wilton’s synthesisable reconfigurable fabric for signal processing applications [139] is
an example of how REDA may be implemented, as demonstrated in Section 6.3.5. It also
reinforces the point that reconfigurable logic has a broader application than FPGAs. In
one interpretation reconfigurable logic is memory connected by crossbar switches.
ClearBlue [1] is an example commercial IP core which promotes the use of reconfig-
urable logic for support or ‘glue-logic’ functions.
The small performance improvement and multi-rendering pass overhead of software
based memory access optimisations cited in Section 2.4.2 motivate the use of REDA (pre-
sented in Chapter 6) as an alternative hardware-based optimisation.
Schaumont’s [112] classification of configurable design elements on two axes,
discussed in Section 2.5.2, provides a very general view of the configurable options
for an arbitrary architecture. Also, Todman classifies the uses of reconfigurable
logic with a general purpose processor in [133]. Both works inspire the specialised clas-
sification of the customisable options for HoMPE architectures as presented in Section 6.1.
As a general comment, Sections 2.2.4 and 2.2.3 detail alternative architectures to
which the approach taken and processes in Chapters 3 to 6 may be applied.
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2.7 Summary
It is evident that today’s system designer is presented with an abundance of architectural
options for video processing acceleration. The legacy alone of the emergence of the graphics
processor and reconfigurable logic as accelerators technologies, demonstrates their exciting
potential. A ‘healthy’ one to two orders of magnitude speed-up, over a general purpose
processor, is common for each. Although the literature contains examples which show up
to an order of magnitude difference between these two devices, no systematic approach
is presented to comprehensively answer the question, “why?” In Chapters 3 and 4, an
algorithm characterisation scheme, and quantitative exploration approach, is presented to
explore and provide comprehensive answers to this elusive question.
An empirical study shows that the graphics processor has a superior computational
density, over Xilinx FPGA devices. It is interesting to explore the impact of varying
memory access requirements and algorithm data dependencies on the results of this study.
For accurate architecture comparison, alternative metrics to throughput must also
be considered. To substantiate the architectural comparison in Chapter 4, the following
verifications are proposed: a comparison of equally sized FPGA and graphics processor
devices; and a case study floating point implementation on an FPGA device. These studies
supplement and enhance the core comparison of device throughput. In addition, to provide
no bias in design effort, the minimum level of abstraction tool flow is used in each case.
From a survey of the available tools, it is observed that their continued development is
vital to the survival of either device as a future accelerator technology.
To explore modification to current architectures, and to explore customisable options
for future architectures, a systematic approach is required. It is evident through prior
acclaim that the ‘Y-Chart’ exploration concept and the SystemC implementation platform
are vital tools as entry points to the approach presented in Chapter 5.
A survey of related analytical and physical models of the graphics processor, identifies
a void between the extremes of low level of detail and high-level performance analysis. The
system model in Chapter 5 presents an optimal trade-off between these extremes.
It is important to note that the homogeneous multi-processing element (HoMPE)
classification provides a unified description of the graphics processor, Cell/B.E. and Clear-
speed CSX processors. This classification identifies the domain into which the analysis
and systematic processes, which are presented in this thesis, are extendable.
In limited related literature, the Cell/B.E. processor is observed to rival the perfor-
mance of a graphics processor, with performance differences of the order of two times. This
demonstrates, for approximately equal die area, the importance of the trade-off between
a rigid and ‘fast’ architecture, and providing enhanced flexibility, for a given ‘cost’.
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Chapter 3
Algorithm Characteristics and
Implementation Challenges
THE relationship between an algorithm and the implementation challenges of a targetplatform can be explored in a generalisable manner through algorithm characterisa-
tion. A scenario of video processing algorithms, with alternative target platforms of the
graphics processor and reconfigurable logic, is considered in this Chapter. The following
novel contributions are made:
• Proposal of ‘The Three Axes of Algorithm Characterisation’ scheme which inclu-
sively represents the arithmetic complexity, memory access requirements and data
dependence requirements of a video processing algorithm. This scheme is exemplified
using the five case study algorithms and is applied pre-implementation.
• A study of frequently occurring implementation challenges and optimisation tech-
niques for the graphics processor and reconfigurable logic target platforms. The
approach to this study is generalised using ‘The Three Axes of Algorithm Charac-
terisation’ scheme. Examples are provided from efficient implementations of the five
case study algorithms on each target platform.
To expand upon these contributions, this Chapter is arranged as follows. Section 3.1
contains a description of relevant terminology. Important features of five case study algo-
rithms are introduced in Section 3.2. In Section 3.3, prominent algorithm characteristics
are identified. The challenges faced when mapping these characteristics to graphics proces-
sor and reconfigurable logic implementations are presented in Section 3.4. In Section 3.5,
the key findings are summarised.
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3.1 Video Processing Terminology
3.1.1 Video, Throughput Rate and Realtime Performance
A video is a sequence of image frames sampled from a moving environment at a regular
time interval. The defining properties of a video are its resolution and refresh rate.
Resolution is the number of rows and columns of pixels contained in each frame. A
higher resolution equates to a greater density of pixels to resolve objects in a video.
The sampling interval between video frames (or fields for interlaced video) is a video’s
refresh rate. This is quantified in Hertz (Hz) or Frames per Second (fps) and determines
the temporal information which can be resolved from a video.
The peak throughput rate of a video processing system is the maximum number of
pixels that can be input, output and processed per second. A system is capable of realtime
performance if the peak throughput rate is equal to or greater than the product of the
video resolution and refresh rate. This is known as the throughput requirement. In all
cases throughput is measured in a metric of millions of pixels per second (MP/s).
A selection of digital broadcast video formats and their throughput requirement is
shown in Table 3.1. A video format is referred to in an abbreviation comprised of the
number of rows, whether the video is progressively scanned (p) or interlaced (i), and
the refresh rate. For example, a video with a resolution of 720 rows by 1280 columns,
progressively scanned at a refresh rate of 24 frames per second is abbreviated to 720p24.
It can be observed that the throughput requirement varies significantly for changing
video formats. The current peak throughput requirement is 62.2 million pixels per second
for the 1080p30 and 1080i60 video formats. Throughput requirement is of the order of
two to six times higher for the current generation high definition TV (HDTV) broadcast
video formats than for the prior generation of standard definition TV (SDTV) formats.
Standard Format Resolution Throughput
Rows Columns Requirement (MP/s)
480p24 480 640 7.4
480i60 480 640 9.2
SDTV
576p25 576 768 11.1
576i50 576 768 11.1
720p24 720 1280 22.1
720p60 720 1280 55.3
HDTV
1080p30 1080 1920 62.2
1080i60 1080 1920 62.2
Table 3.1: Sample Broadcast Video Formats and Throughput Requirements
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(a) RGB to HSL [135]
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(b) RGB to YCbCr [115]
Figure 3.1: A Conceptual Representation of the Relationship Between Colour Spaces
Colour Space Components Example Applications
RGB Red, Green, Blue Capture, Display
HSL Hue, Saturation, Luminance Colour Enhancement
YCbCr Luminance, Chroma Blue, Chroma Red Colour Encoding
Table 3.2: A Summary of Colour Space Acronyms and Applications
3.1.2 Colour Spaces
A colour space is the format in which pixels are represented when captured, stored or
transmitted in a video processing system. Three colour spaces which occur regularly in
broadcast video are RGB, HSL and YCbCr. A summary of these colour space acronyms
is given in Table 3.2 and the relationship between them is presented in Figure 3.1.
The HSL colour space is a transformation of the conceptual RGB colour cube into
polar representation, as shown in Figure 3.1(a). Luminance (L) represents a point along
the vector from Black to White in the RGB colour cube. Hue (H) and Saturation (S) are
the polar angular rotation (H) and distance (S) from the Luminance vector respectively.
For colour enhancement algorithms the HSL colour space is used because of the conceptual
connotations attributed to altering the Hue, Saturation or Luminance of a video frame or
still image.
Figure 3.1(b) shows the YCbCr colour space. This is a rotation of the RGB colour
cube. The YCbCr colour space is used in colour encoding. A high perceived visual quality
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can be maintained whilst compressing pixel data by storing more luminance than colour
information. The reasoning for this is that the human visual system is more sensitive to
a scene’s luminance than its colour properties. For example, in the ITU-R BT.601 4–2–2
encoding standard four luminance components are stored to every two chroma blue and
two chroma red components, hence the name 4–2–2.
The YCbCr colour space is also an intermediate step in the transformation of RGB
to HSL colour space. Chroma red (Cr) and chroma blue (Cb) components are a shifted
and scaled version of the cartesian coordinate form of the polar (H, S). The cartesian
form (cx,cy) of the polar (H,S) is presented in Equations 3.1 and 3.2 in terms of Cb and
Cr. Luminance components L and Y are synonymous in meaning and are related by
Equation 3.3. A new cxcyL colour space is coined which is the direct polar form of the
HSL colour space. This is used in Section 3.2.1.
cx =
(Cb − 128)
112
(3.1)
cy =
(Cr − 128)
112
(3.2)
L =
(Y − 16)
(235− 16) (3.3)
3.1.3 Algorithm Acceleration and Amdahl’s Law
In the video processing application domain a plethora of algorithms are required to en-
hance, compress, and add special effects to a video signal. For a typical video processing
system a subset of algorithms are chosen to apply the required video transformations. The
goal of video processing acceleration is to minimise the time taken to compute one or more
of this subset of algorithms to improve the overall system performance.
The degree to which an individual algorithm’s performance can be accelerated, the
speed-up, is governed by Amdahl’s Law [11]. This is formulated as follows. An algorithm
can be divided into a fraction of sequential (rs) and parallel (rp) portions. Sequential
portions by definition cannot be accelerated. If the parallel portions are accelerated by
n times the speed-up is as shown in Equation 3.4. Maximum speed-up is achieved as n
approaches infinity, the limit is the reciprocal of the sequential portion of the algorithm.
Speedup =
1
rs +
rp
n
(3.4)
The speed-up which can be achieved for a target video processing system is the
weighted sum of speed-up contributions from its constituent algorithms. It is desirable to
first accelerate algorithms which consume the largest fraction of the system’s functionality,
and which have a large parallel portion, to maximally impact the overall performance.
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3.2 Case Study Algorithms
3.2.1 Primary Colour Correction
Atmospheric and environmental effects at video capture can introduce undesired degra-
dation to the colour of a video signal. The process of enhancing video to minimise the
visual effect of degradation is called ‘colour grading’. This can also be used to apply an
aesthetic video effect through the alteration of the colour spectrum.
Primary colour correction is one prominent colour grading technique which is applied
uniformly and independently to each pixel in a video frame. There is no single algorithm
to implement primary colour correction, however, the general approach is to alter the hue,
saturation, luminance, mid tones and black–white levels. The algorithm presented here,
and taken from [123], is a three stage approach. In order of processing, the stages are:
Input Correct, Histogram Correct1 and Colour Balance. The colour space modifications
applied at each stage are summarised below.
The Input Correction (IC) and Colour Balance (CB) stages modify a frame’s HSL
colour space, as follows: the Luminance component is shifted and scaled in the IC stage
and only shifted in the CB stage; a Hue shift is applied in both IC and CB; and the
Saturation component is scaled in IC and shifted in CB. These modifications are applied
over the entire colour space for IC and to a limited range of luminance values for CB.
The Histogram Correct (HC) stage is optionally performed on one or more of the
components of the RGB colour space. The key transformations are gamma correction
and black–white level adjustment. Gamma correction non-linearly scales the RGB com-
ponent(s) through exponentiation by a uniform value. Level adjustment shifts, scales then
saturates each of the RGB component(s) to an upper and lower bound.
An interesting observation is that the HSL colour space modifications in the input
correct and colour balance blocks may be applied in the cxcyL colour space which was
defined in Equations 3.1 to 3.3. The hue and saturation modifications can now be sum-
marised as shown in Equation 3.5 where Sg is the saturation multiplicand (gain), ∆S is
the saturation shift and ∆H is the hue shift. Saturation S is by definition the Euclidian
distance between cx and cy. This is a useful optimisation step for implementing primary
colour correction on the graphics processor and reconfigurable logic.[
c′x
c′y
]
= (Sg +
∆S
S
)
[
cos∆H −sin∆H
sin∆H cos∆H
][
cx
cy
]
(3.5)
1Note the distinction between Histogram Correct and Histogram Equalisation in Section 3.2.4.
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3.2.2 2D Convolution Filter
The 2D convolution filter is a readily recognised construct of video and image processing.
One representation of the 2D convolution filter is shown in Equation 3.6, where Fin and
Fout are the input and output frames respectively. Each output frame pixel Fout(x, y) is
equal to the sum of the product of a window of input frame pixels and a kernel h. The
kernel presented here is equally and symmetrically sized in x and y dimensions.
Fout(x, y) =
N
2∑
i=−N
2
N
2∑
j=−N
2
h(i, j)Fin(x+ i, y + j) (3.6)
3.2.3 Video Frame Resizing
An abundance of display medium resolutions, from portable handsets to plasma panel
displays, necessitates robust video frame resizing algorithms. The 2D bi-cubic resizing al-
gorithm is an example robust method which presents a suitable trade-off between avoiding
excessive image blurring and removing unwanted image sharpening artefacts.
The 2D bi-cubic resizing algorithm can be presented in the form of two 1D kernels as
shown in Equation 3.7, where b.c is the floor operator. In this setup the resizing factors are
sx and sy in x and y dimensions respectively. The calculation of the σdx(i) parameters is
shown in Equations 3.8 to 3.10. For σdy(i) the parameters are calculated similarly through
substituting x with y and sx with sy.
Fout(x, y) =
2∑
j=−1
σdy(j)
(
2∑
i=−1
σdx(i)Fin(b x
sx
c+ i, b y
sy
c+ j)
)
(3.7)
dx =
x
sx
− b x
sx
c (3.8)
σdx(−1) = −dx3 + 3dx2 − 2dx, σdx(0) = 3dx3 − 6dx2 − 3dx+ 6 (3.9)
σdx(1) = −3dx3 + 3dx2 + 6dx, σdx(2) = dx3 − dx (3.10)
3.2.4 Histogram Equalisation
Grey level histogram equalisation is used to enhance images where there is a bias of
contrast which makes the image appear excessively dark or bright. This technique can be
applied to video intensity, or RGB components, to increase the visual quality of a frame or
as a pre-processing step in recognition algorithms. A summary of the theory and a useful
rearrangement of the algorithm is outlined below for grey level histogram equalisation.
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A video frame can be considered a set of pixels which fall into sets of L distinct grey
levels. For each grey level rk its probability of occurrence pr(rk) within an input frame
is defined in equation 3.11, where nk is the number of occurrences of rk and n the total
number of pixels in the frame. It is observed that a video frame F is perceptively clearer
when for each rk the probability of occurrence pr(rk) is approximately2 equal for all values
of k [51]. This is known as an equalised histogram.
The equalised histogram of an input frame can be calculated by substituting each grey
level rk with sk which is the cumulative histogram distribution T (rk) [51]. The formula
for sk is shown in equation 3.12. Note that the 1n term at the end of equation 3.12 is
independent of the summation and thus is brought outside.
pr(rk) =
nk
n
, k = 0, 1, 2, ..., L− 1 (3.11)
sk = T (rk) =
k∑
j=0
pr(rj) =
k∑
j=0
nj
n
=
1
n
k∑
j=0
nj (3.12)
sk =
1
n
k∑
j=0
nj =
1
n
X−1∑
x=0
Y−1∑
y=0
ψ(Fin(x, y), k), k = 0, 1, 2, ..., L− 1 (3.13)
ψ(a, b) =
1, a <= b
0, a > b
(3.14)
Equation 3.12 can be rearranged and expressed in terms of individual input frame
pixels Fin(x, y) as shown in Equations 3.13 and 3.14. The function ψ replaces the sum-
mation in equation 3.12 to generate cumulative histogram bins sk, and the product of the
constants Y (rows) and X (columns) is the resolution of the frame Fin. In Section 3.4
this rearrangement is shown to be desirable when implementing histogram equalisation on
both the graphics processor and reconfigurable logic.
3.2.5 Motion Vector Estimation
Information about the direction of motion in a video sequence is used in applications of de-
interlacing and video encoding. For de-interlacing the interpolation scheme compensates
for motion between consecutive fields to minimise the ‘saw tooth’ effect. Video encoding
uses the correlation of temporal information to further improve the compression ratio over
techniques which use only spacial correlation.
Non-full-search (NFS) motion vector estimation (MVE) is a trade-off between ac-
curacy and computation time with respect to full-search MVE. A 3-step non-full-search
2The term approximately is used due to the discrete nature of the formulation.
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0. For all search windows in search frame (FS)
1. motion vector = (0, 0)
2. (LSx, LSy), (LRx, LRy) = top left of search and reference windows of
search (FS) and reference (FR) frames respectively
3. for (step=1:3)
4. for (j=0:2)
5. LR′y = LRy + j24−step
6. for (i=0:2)
7. LR′x = LRx + i24−step
8. SAD(i, j) =
15∑
k=0
15∑
l=0
| FS(LSx + k, LSy + l)− FR(LR′x + k, LR′y + l) |
end loop
end loop
9. (imin, jmin)= location (i, j) of minimum SAD
10. (LRx, LRy)+ = 24−step × (imin, jmin)
11. motion vector + = 24−step × (imin, jmin)
end loop
Figure 3.2: Pseudo-code for 3-Step Non-Full-Search Motion Vector Estimation [120]
MVE technique [120], shown in Figure 3.2, is considered in this case study. The acronym
SAD is the sum of absolute difference and | . | is the absolute value operator.
In Figure 3.2 a search frame (FS) is divided into search windows of size 16×16 pixels.
For each step (from line 3) a search window is compared with nine neighbouring locations
in a reference frame (FR) to determine which is the best match (lines 4–9). The location
of the ‘best match’ (the lowest SAD) guides the search for the next step (line 10). For
each successive step the difference between neighbouring locations is reduced by a factor of
two. It is observed that for steps two and three, the SAD calculation at the offset of i = 0
and j = 0 does not need to be computed. This is because it has already been computed
as the ‘best match’ location in the prior step.
The memory access requirements in Figure 3.2 are observed to be complex and nu-
merous. These properties make motion vector estimation a good algorithm to explore the
flexibility of a target platform.
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3.3 The Three Axes of Algorithm Characterisation
The algorithm characterisation, which is used to highlight the implementation challenges
(in Section 3.4) and compare the performance (in Chapter 4) of the graphics processor and
reconfigurable logic, is defined in this Section. To this purpose there are four challenges
to consider in choosing the algorithm characterisation:
1. Applicability to both graphics processor (software centric) and reconfigurable logic
(hardware centric) implementations;
2. Video processing algorithms must be inclusively represented;
3. Restrictions on the parallelisation of an algorithm must be considered; and
4. The algorithm characterisation must be applicable pre-implementation.
To satisfy these four challenges a set of three characteristics are used: arithmetic
complexity, memory access requirements and data dependence. In Figure 3.3 these char-
acteristics are posed in a three axes representation, namely ‘The Three Axes of Algorithm
Characterisation’. Any given algorithm can be depicted as a point in the 3D space be-
tween the axes. Conceptually, this represents a combination of contributing factors from
each characteristic. The relevance of each axis is described in Sections 3.3.1 to 3.3.3, and
in Section 3.3.4 the case study algorithms are used to exemplify the characterisation.
Data
Dependence
Memory
Access
Requirements
Arithmetic
Complexity
Figure 3.3: The Three Axes of Algorithm Characterisation
3.3.1 Axis 1: Arithmetic Complexity
An algorithm’s arithmetic complexity represents the challenge of mapping the non-memory
access operations of an algorithm to a target platform. The arithmetic complexity is used
here to isolate the prominent computational features of video processing algorithms.
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Feature Description Example Operations
Math Complex mathematical function sine, cosine, power
Branch Flow control operators if/else, loop/endloop
Vector The vectorial computation dot product, vector multiply
Table 3.3: A Categorisation of Arithmetic Operations (based on [27])
Colantoni proposes four algorithm features for analysing graphics processor perfor-
mance [27]. The four features are complex mathematical functions, branching constructs,
vectorial computation and memory access. An importance of null, low, medium or high is
attached to each feature. The arithmetic complexity characterisation used in this work is
based on the first three features of Colantoni’s scheme and is summarised in Table 3.3.
Complex mathematical functions (the Math feature) are operations which require
increased implementation effort with respect to the standard multiply, divide, add and
subtract operators. A complex function may indeed be approximated with standard oper-
ators, for example, the Taylor series expansion of the sine and exponentiation operations.
The Branch feature is termed flow control operators to emphasise the distinction
between hardware and software analogies of branching. For software, the implementation
of flow control involves a physical jump, or branch, between instructions. For hardware,
a specialised datapath is implemented to ‘hard code’ flow control operations.
Vectorial computation (the Vector feature) is included in Colantoni’s feature scheme
to highlight how well an algorithm can be mapped to the graphics processor’s 4-vector
based instruction set [45]. For reconfigurable logic an equivalent challenge is the map-
ping of an algorithm to compute resources. For example, vector operations can be effi-
ciently mapped to multipliers and adders in a Xilinx XtremeDSP slice [131]. Therefore the
presence of vectorial computation illustrates how well an algorithm maps to the graphics
processor instruction set and for reconfigurable logic potential to utilise coarse-grain macro
blocks.
The impact of each of the three features is characterised by the qualitative null, low,
medium or high importance used by Colantoni [27]. This enables an assessment, prior to
implementation, of the arithmetic complexity of an algorithm.
3.3.2 Axis 2: Memory Access Requirements
Colantoni’s fourth performance analysis feature is a qualitative measure of the number of
memory accesses required by an algorithm [27]. Although important, a measure of number
of accesses alone does not provide a full picture of the nature of an algorithm’s memory
access requirement. A quad of number, memory intensity, pattern and reuse potential is
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proposed as the memory access3 requirement characterisation.
Number of memory accesses is specified in the quantity of memory requests from an
input frame (or frames) that are independently required for each output. The term output
is used to identify that the output of an algorithm is not always an array of pixels. For
example, the output of motion vector estimation is an array of motion vectors.
The arithmetic intensity [35] of an algorithm, shown in Equation 3.15, is the ratio
of instruction count to memory bandwidth requirement. This ratio has an increasing
importance for microprocessors, for which the processing power is increasing at a faster
rate than the available communication bandwidth [108].
Arithmetic Intensity =
Number of Operations
Words Transferred
(3.15)
The instruction count of an algorithm is unavailable until after implementation, also
arithmetic intensity is specific to processors. To provide a pre-implementation metric,
applicable also to reconfigurable logic, a qualitative memory intensity measure of low,
medium or high importance is introduced with reciprocal meaning to arithmetic intensity.
A high memory intensity indicates a large number of memory access requests relative to
arithmetic intensity. The effect of a specific choice of target platform is abstracted from
in the memory intensity characteristic.
An algorithm’s memory access pattern can be grouped into three classes: predictable,
locally random or random. Predictable access patterns are those which are well defined
pre-implementation. An access pattern which is dependent on input frame data but re-
mains in the same spatial locality is termed locally random. For example, the motion
vector estimation case study requires locally random memory accesses. A data dependent
memory access shift of 24−step, zero or −24−step in x and y dimensions is made between
each step. This can be considered random in a localised area. Random access patterns
over the entire video frame are infrequent in video processing. More common are random
accesses to lookup tables, for example, in the final stage of histogram equalisation.
The reuse potential of an algorithm represents the amount of data reuse that is possi-
ble between the processing stages of neighbouring outputs. Practically this is implemented
in a cache for a processor architecture or in on-chip buffers for reconfigurable logic.
An algorithm’s reuse potential is quoted as the maximum number of pixels that may
be reused between outputs separated by a manhattan distance of one. For example, the
input frame pixels used to compute output frame locations Fout(x, y) and Fout(x + 1, y)
(equivalently between Fout(x, y) and Fout(x, y+ 1)). The reuse potential is expressed as a
fraction of the total number of memory reads. To exemplify, the 2D convolution algorithm
3The term ‘memory accesses’ refers to the algorithmic requirements for each pixel and not the post-
implementation off-chip bandwidth requirements which are subject to caching or buffering behaviour.
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in Equation 3.6 has a reuse potential of N(N−1)
N2
, where N is the convolution window size.
The benefit of this characteristic is that a measure of amount of the previously accessed
input data which can be reused through the use of on-chip memory is determined.
It is observed that data reuse is in fact iterative. The reasoning is that data can
be reused between two outputs with a manhattan distance separation of more than one.
Despite the iterative nature of data reuse, the reuse potential provides a suitable pre-
implementation measure of possible data reuse for a given algorithm.
3.3.3 Axis 3: Data Dependence
The term data dependence is familiar in the computer science community and is used
in three capacities: dependencies between instructions (true dependency), dependencies
affecting outputs (output dependency) or memory access dependencies for cache coherence
(for example read after write dependencies). True and output dependencies are handled in
compiler tools for graphics processors. Synonymous concepts of scheduling and pipelining
are used to handle true and output dependence for reconfigurable logic. Memory access
dependencies are handled (for processors) through memory space restrictions or cache
coherence strategies. For reconfigurable logic, memory access dependencies are solved
with similar solutions in datapath and memory hierarchy design.
In this characterisation, data dependence refers to that which poses restrictions on
the parallelization of computation, which is directly related to the time instance at which
pixel values accessed from memory can be operated on. To explain the context of data
dependance used here the histogram equalisation case study algorithm from Section 3.2.4
is used. Two terms intra-output and inter-output data dependence are introduced.
The calculation of the cumulative histogram for histogram equalisation requires an
intra-output data dependence. To calculate one histogram bin value contributions from all
pixels must be accumulated. In addition, it is necessary to calculate the entire cumulative
histogram before it can be applied to each pixel to equalise its intensity. Two passes over
input frame data are required to calculate the cumulative histogram and then to equalise
the intensity of each pixel. This is an inter-output data dependence.
Inter-output and intra-output represent dependence between neighbouring output cal-
culations and within a single output calculation respectively. The data dependence char-
acteristic highlights memory access related restrictions on algorithm parallelisation and is
classified as null, low, medium or high relative to the severity of the dependence.
In terms of Amdahl’s Law in Equation 3.4, data dependence determines the proportion
of an algorithm which is parallel and which algorithm operations must be performed
sequentially. For both the graphics processor and reconfigurable logic the extraction of
parallelism from an algorithm is an integral part of their benefit as a target architecture.
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Algorithm Inputs Outputs
Primary Colour Correction X × Y X × Y
2D Convolution X × Y X × Y
Video Frame Resizing Xsx × Ysy X × Y
Histogram Equalisation
Generation (256 bins) X × Y 256
Intensity Equalisation X × Y, 256 X × Y
3-Step Non-full-Search X × Y (FS),
Motion Vector Estimation X × Y (FR)
X
16 × Y16
Table 3.5: A Summary of the Number of Inputs and Outputs for each Case Study
3.3.4 Case Study Algorithm Characterisation
The characterisation is applied to each of the five case study algorithms as shown in
Table 3.4. The benefits of each algorithm and its characteristics, for exemplifying the
implementation challenges and performance of the target platforms, is explored in this
Section. As an aid memoir the number of inputs and outputs that are required for each
case study algorithm are summarised in Table 3.5.
For the primary colour correction algorithm and its constituent blocks, the most
prominent characteristic is the arithmetic complexity for which a variety of math, branch
and vector features are exhibited. The primary colour correction algorithm exemplifies
the sensitivity of a target platform to different ratios of arithmetic operations.
A platform’s affinity to exploit memory access reuse potential, and its behaviour
for an increasing number of memory accesses, can be explored with the 2D convolution
algorithm. The number of memory accesses in 2D convolution increase at a rate of N2
with a high reuse potential of N(N−1)
N2
for each convolution size N .
The reuse potential of video frame resizing is classified as variable with a value which
ranges from 016 to
16
16 . This is representative of the variety of video frame resizing ratios
present in video processing systems. Reuse potential (RP) is formulated, for varying
horizontal resizing factor sx, in Equation 3.16, where d.e is the ceiling operator. The same
formulae apply for the vertical dimension if sx is substituted with sy.
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RP =

16
16 to
12
16 when sx > 1
12
16 when sx = 1
4(4−ds−1x e+1)
16 to
4(4−ds−1x e)
16 when 0.25 ≤ sx < 1
0
16 when sx < 0.25
(3.16)
Video frame resizing can be used as a test vehicle to show the flexibility of a target
platform to support variable data reuse, with a range of no data reuse potential ( 016) to
full data reuse potential (1616) between neighbouring outputs, as is shown in Table 3.4.
The histogram equalisation algorithm is divided into two stages. Firstly, the gener-
ation of 256 cumulative histogram bin values. Secondly, the equalisation of the intensity
spectrum using the cumulative histogram.
The histogram generation stage requires the entire frame (the product X × Y ) to be
accessed for each output, and that each memory access can be reused between all outputs.
This is represented by a total of XY memory accesses and a reuse potential of XYXY .
Histogram generation also has the characteristic of high data dependence (as explained in
Section 3.3.3). Note that the total number of outputs is low (256). This presents an issue
for graphics processor implementation and is discussed further in Section 3.4.1.
In the second stage of histogram equalisation, the calculation of each output pixel
requires the following: the original intensity is read from an input frame; a new intensity
value is mapped from a lookup table; and the new intensity value is written to an output
frame. It is observed that only the lookup table values may be reused between output pix-
els. The amount of reuse that can be exploited between neighbouring outputs is therefore
dependent on the distribution (σ from Table 3.4 note ]) of image intensity in the input
frame (Fin). The high correlation between neighbouring pixels in an input frame means
that the probability of memory reuse between neighbouring pixels is high.
Motion vector estimation has the most complex memory access requirements of the
five case studies. These requirements are explained in detail below.
First, the memory access requirements are summarised.
A window of size 16 × 16 pixels is required from the search frame for each motion
vector (output). From the reference frame, a total of 162(9 + 8 + 8) memory accesses are
required per motion vector. That is nine pixel windows of size 16 × 16 are required for
step one, plus eight for each of steps two and three.
To calculate the data reuse potential consider the following.
Search windows are non-overlapping, so there is no reuse potential between neigh-
bouring outputs ( 0
162
). A possible range of 44× 44 reference frame pixels may be required
for each motion vector. The value 44 arises from the location frame window offsets of
8, 4, 2 for steps 1, 2, 3 respectively. Each reference frame window is of size 16 × 16 pixels
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Figure 3.4: A Population of The Three Axes of Algorithm Characterisation with the
Case Study Algorithms
and the offsets can be negative or positive therefore the range is 16 + 2(8 + 4 + 2).
The shared reference frame pixels between two output motion vectors, with a man-
hattan distance of one, is a range of a shift of 16 pixel locations in either x or y dimensions.
Therefore, the reuse potential is 44(44−16)
442
.
Motion vector estimation provides an example where there is a large degree of data
dependence in the calculation of each output (motion vector) as explained below.
In the pseudo-code in Figure 3.2, intra-output dependence is observed in the search
for the location of minimum sum of absolute difference (on line 9) and in the update of
reference window location (LRx, LRy) (on line 10). All SAD calculations may be computed
in parallel, but the result of all SADs is required simultaneously, to calculate the ‘best
match’ reference window location on line 9. Similarly, the reference window location must
be updated, on line 10, for one step before it can be used for the SAD calculation in the
next step. This will be shown in Section 3.4 to present a particular challenge for a graphics
processor implementation.
In conclusion the case study algorithms populate the 3D space in the three axes of
algorithm characterisation. A pictorial representation of the contributing factors of each
axis to the algorithms is shown in Figure 3.4.
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3.4 Implementation Challenges
The implementation of an algorithm on a target platform is a complex mapping problem.
An algorithm has a predefined functionality and input-output requirement which need to
be efficiently mapped onto the available resources of the target platform.
For the graphics processor, the challenge is to make efficient use of resources which
are historically optimised for graphics rendering. The resources include a fixed datapath,
a fixed number of parallel processing units and a high bandwidth memory hierarchy with
limited on-chip cache space [52,94].
The challenges faced by a reconfigurable logic implementation are: to design a data-
path; decide how many parallel processing units (the parallelism) to use; and to choose a
suitable memory hierarchy. These three resource allocation choices are constrained by the
proportions of a reconfigurable array of slice logic and coarse grained macro blocks.
It is observed that both the graphics processor and reconfigurable logic dispose a
designer with parallel processing elements and on-chip memory. These are two features
which are key to high performance video processing algorithm implementations [141].
In this Section, the aim is to survey the implementation challenges and associated
optimisation techniques for graphics processors and reconfigurable logic. ‘The Three Axes
of Algorithm Characterisation’ from Figure 3.3 is used to generalise the findings. Imple-
mentation challenges for each platform choice will be demonstrated through reference to
examples from the case study algorithms.
A number of the characteristics may not be mutually exclusive in the challenges they
pose for implementation. For example, in a reconfigurable logic implementation the data
dependence properties of an algorithm can have a large impact on the choice of data
reuse strategy. Despite this overlap, the characteristics can be used to generalise the
implementation challenges faced by a designer.
3.4.1 Efficient Graphics Processor Implementations
Vertex and fragment processing are two consecutive stages of programmable computation
available in a graphics processor. Vertex processing involves the transformation of ver-
tices in 2D space. Example applications for video processing are coarse grained coordinate
transformations for video effects and video frame rotation. The focus of the implementa-
tion challenges presented here is on the second stage, fragment processing.
In fragment processing, each output pixel value is calculated in isolation. A summary
of the programming model for the fragment processing stage is shown in Figure 3.5. Note
the unidirectional movement of input arrays and output arrays, and also the N parallel
pipelines. Each ‘fragment pipeline’ has two computational ‘shader’ units and a memory
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Figure 3.5: The Fragment Processing Pipelines in a Graphics Processor [108]
access ‘texture’ unit. An architectural limitation is that only computation unit 1 or the
memory access unit may be in use at any one time. Data reuse and memory accesses
for all pipelines is supported through a shared on-chip cache. To optimisation a graph-
ics processor implementation involves the efficient utilisation of the computation units,
memory hierarchy and parallel pipelines. Each of these factors is now described.
The mapping of arithmetic operations to a computation unit involves making effi-
cient use of its instruction set architecture (ISA). A designer must present high-level code
descriptions to the compiler [97] in a format conducive to efficient ISA utilisation. Of
particular importance is that the ISA is designed for 4-vector operations. Besides the
transformation of an algorithm to contain the maximum proportion of vector instructions,
there are two architectural features which can be exploited: co-issue and dual-issue [108].
In co-issue a number of scalar, 2-vector or 3-vector operations, can be presented to
a computation unit as a combined 4-vector instruction to perform separate calculations
in parallel. Dual-issue is where separate instructions are issued for different parts of
the graphics processor pipeline simultaneously. The three component nature of the colour
space representation of video frames results in frequently occurring opportunities to exploit
ISA vector instructions. However, this is often with only 75% utilisation.
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Example 3.1: Efficient Mapping of Operations to the Vector ISA
To exemplify the benefit of optimising the ISA utilisation, the primary colour
correction case study algorithm is considered. Through the astute use of vector
optimisations on un-optimised code [123] the instruction count is experimen-
tally reduced from 378 to 274 instructions. The transformation to perform
hue, saturation and luminance modifications in the cxcyL colour space, as
detailed in Section 3.2.1, further reduces the instruction count to 162 instruc-
tions. A 57% gross reduction in instruction count is observed from math and
vector operation optimisations. This highlights the significance of efficient
exploitation of the vector based ISA and of considering alternative geometric
forms of vector operations. ¤ 3
For the nVidia GeForce 6 Series graphics processor a maximum of six clock cycles of
overhead is required for flow control operations [108]. Additionally, conditional branch-
ing may result in all branches being computed if neighbouring outputs take separate
branches [108]. This is because the program counter for all pipelines in Figure 3.5 is the
same (the programming model is single-program multiple-data (SPMD)). Flow control,
particularly when conditional, is therefore a limitation for the graphics processor ISA.
The z-cull technique [108] can be used to overcome the branching limitation by condi-
tional output calculation. Alternatively, loops with a predetermined iteration size may be
removed by loop unrolling. This results in a trade-off between instruction cache size and
clock cycle overhead. An example of where this trade-off occurs is for the increasing loop
size N of nested accumulation loops required for the 2D convolution case study.
The optimisations available to the designer, with respect to the memory access re-
quirements of an algorithm are limited by the fixed memory hierarchy of the graphics
processor. This is further compounded by the absence of information on the cache behav-
iour, sizing and architecture of the memory hierarchy.
A number of efforts have been made to experimentally determine the features of the
memory hierarchy [52, 94], as discussed in Section 2.4.2, and thus guidelines on how to
exploit an algorithms memory access requirement. The consensus, concurrent with work
in this thesis, is that the locality of memory accesses from neighbouring outputs must be
kept as high as possible, ideally only steps of one location.
In addition to cache efficiency, the number of accesses required, and particularly
memory intensity, are vital to a high graphics processor performance. A total of 8 to 10
arithmetic operations are required to amortise each memory access [108]. Qualitatively
a low memory access intensity is desired. Although the total number of accesses often
cannot be reduced, multiple rendering passes can be used to reduce the number of accesses
3The symbol ¤ is used throughout this Chapter to indicate the end of an example
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and improve data reuse potential for each individual pass [103]. The cost of this is a higher
number of rendering passes with increased pipeline setup overheads [79]. This method is
exemplified for motion vector estimation in Example 3.2, specifically Equation 3.19.
A graphics processor is designed to support memory access patterns which are lo-
calised and either random or predictable. This is a legacy of texture mapping in graphics
rendering which exhibits this memory access behaviour. There is therefore no support
for non-localised memory access patterns. Fortunately, few video processing algorithms
require an access pattern that is non-localised. In the example case of random accesses to
lookup tables for histogram equalisation, the size of the lookup table is often significantly
small enough (e.g. 256 values) that the entire table may be cached simultaneously. A
small cache space (1KByte for the example) is required, if each lookup table location is
stored in floating point number format.
To optimisation for data dependence on a graphics processor one must consider two
goals: to exploit parallelism within non-data dependent min-terms; and to minimise the
required number of rendering passes.
The restriction on graphics processor memory space, which states that a memory
location may only be read from or written to in one rendering pass, is both beneficial and
problematic to supporting data dependence.
A benefit of the memory space restriction is that for inter-output data dependence a
different rendering pass can be used for each level of dependence. This results in a very
distinct separation of data dependence levels in the programming model.
The memory space restriction is a limitation when attempting to extract parallelism
from algorithms with intra-output dependence. To parallelise an algorithm relative to an
intra-output dependence consider the following. First, use one rendering pass to compute
non-dependent min-terms in parallel, the results of which are stored in off-chip memory.
The subsequent rendering pass is used to compute the data dependent calculation, from the
results of the prior pass. In summary, inter-output dependence, in the form of the memory
space restriction, is artificially introduced to parallelise intra-output dependencies.
Examples 3.2 and 3.3 demonstrate the above process.
Example 3.2: 3-Step Non-full-Search Motion Vector Estimation
The non-full-search motion vector estimation algorithm, outlined in Fig-
ure 3.2, can be expressed in the simplified form of Equation 3.17. The Greek
symbol Digamma (z) signifies a ‘for loop’, an (x, y) tuple represents one mo-
tion vector and square brackets ([.]) highlight a data dependence. A level of
intra-output data dependence is as follows.
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All SAD calculations for a motion vector (x, y) must be computed for step s
before step s+1 can be computed. There is, however, no inter-output data de-
pendence between motion vectors, therefore Equation 3.17 can be rearranged
as shown in Equation 3.18.
Large non-overlapping windows, for example the search window (FS) accesses,
are cited to be inefficient for graphics processor implementation [103]. A pop-
ular solution is to subdivide the summation [103] as shown in Equation 3.19,
where k = 4k′ + k′′ and l = 4l′ + l′′. Finally this can be rearranged as shown
in Equation 3.20 to compute all inner summations k′′, l′′ in parallel. Another
level of inter-output data dependence is introduced here because all inner
summations must be computed before they can be accumulated in the outer
summation over k′ and l′.
z
X
16
x=0z
Y
16
y=0z
3
s=1
[
z2i=0z2j=0
(
SAD(i, j) =
15∑
k=0
15∑
l=0
|(FS(..)− FR(..))|
)]
(3.17)
z3s=1
[
z
X
16
x=0z
Y
16
y=0z
2
i=0z2j=0
(
SAD(i, j) =
15∑
k=0
15∑
l=0
|(FS(..)− FR(..)|
)]
(3.18)
z3s=1
[
z
X
16
x=0z
Y
16
y=0z
2
i=0z2j=0
(
SAD(i, j) =
3∑
k′=0
3∑
l′=0
3∑
k′′=0
3∑
l′′=0
|(FS(..)− FR(..)|
)]
(3.19)
z3s=1
[
3∑
k′=0
3∑
l′=0
[
z
X
16
x=0z
Y
16
y=0z
2
i=0z2j=0
(
SAD(i, j) =
3∑
k′′=0
3∑
l′′=0
|(FS(..)− FR(..)|
)]]
(3.20)
The implementation in Equation 3.20 is efficient for graphics processor im-
plementation because the term inside the innermost square bracket exhibits a
large amount of non-data dependent parallelism and a low data reuse poten-
tial. ¤
Example 3.3: Histogram Equalisation
The cumulative histogram calculation in Equation 3.13 can be presented in
a simplified form as shown in Equation 3.21. In a similar manner to Exam-
ple 3.2, inter-output data dependence can be introduced as shown in Equa-
tion 3.22, where k is the bin number and k = 16k′ + k′′.
z256k=0
X−1∑
x=0
Y−1∑
y=0
[(..)] (3.21)
X
d
−1∑
x0=0
Y
d
−1∑
y0=0
Xd −1∑
x1=0
Y
d
−1∑
y1=0
...
f(x0,x1...xd−2)∑
xd−1=0
f(y0,y1...yd−2)∑
yd−1=0
z15k′=0z
15
k′′=0 [(..)]
 (3.22)
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The cumulative histogram calculation is decomposed by a factor d into the
calculation of smaller histograms (of size d× d). At each decomposition level,
a level of inter-output data dependence is introduced. This is indicative of the
accumulation that is required between the smaller histograms. The histogram
bins are calculated in a 2D array, where k = 16k′ + k′′, to make optimal use
of the 2D nature of graphics processing. Note that the nature of histogram
equalisation means that histograms can be accumulated in arbitrary order.
This is further explained alongside the performance results in Section 4.7.2. ¤
3.4.2 Reconfigurable Logic Toolbox
The target for all reconfigurable logic designs, is to make optimal use of available resources
whilst achieving a desired clock rate. The result is conflicting optimisation techniques to
increase the clock rate of a design and reduce the design size (resource usage).
A higher clock rate is achieved by minimising the capacitive load of fan-out and insert-
ing regular pipeline stages. The ‘cost’ of pipelining and reducing fan-out is an increased
latency and a higher resource usage. For video processing, latency is amortised by the
large number of pixels computed per frame. The increase in resource usage is traded off
against clock rate subject to a target throughput requirement and resource constraint4.
The flexibility of reconfigurable logic presents a large design space for video processing
algorithms. Generalised challenges and optimisation techniques for the implementation of
the algorithm characteristics from Section 3.3 are explained in this Section. The optimi-
sation goals are minimising resource usage and achieving a desired clock rate.
The implementation of trigonometric, hyperbolic and logarithmic math operations on
reconfigurable logic can be approached using an algorithm called the COordinate Rotation
DIgital Computer (CORDIC) [12]. The CORDIC algorithm can also be used for vector
rotation. CORDIC implements an iterative approximation method based on the geometric
properties of math operations. A trade-off between resource usage and clock rate is possible
by choosing an iterative or fully unrolled ‘online’ CORDIC implementation [12].
To exemplify the implementation process, consider the vector rotation in Equation 3.5
about the angle ∆H for the primary colour correction case study. An n-stage fully unrolled
CORDIC implementation may be considered to beneficial over an iterative approach be-
cause a single pixel per clock cycle throughput can be maintained. The number of stages
determines the minimum angle which can be resolved (the numerical precision). For the
primary colour correction example, a precision of less than half a least significant bit, for
8-bit per channel RGB input, is possible with an 18 stage implementation.
There are a number of approaches to implement flow control in reconfigurable logic
4Power is a further increasingly important optimisation goal which is omitted here
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Figure 3.6: A Multiply-Addition Tree and a Rearrangement Utilising XtremeDSP
Slices for 2D Convolution with a Window Size of 2× 2 Pixels
datapaths: For ‘branch’ operations, all results are computed and selected through a mul-
tiplexor; a small ‘loop’ of fixed size may be expanded; and conditional or large ‘loops’
require the implementation of a state machine or processor [74]. Example applications of
these three approaches are in the primary colour correction, 2D convolution and motion
vector estimation case studies respectively.
Vector operation based computation has the property that many arithmetic opera-
tions, the most common being multiply and addition, are grouped together in a regular
arrangement. A filter operation is an example of such a computation. This means that
vector operations can be implemented in such a manner to make efficient use of coarse
grain reconfigurable logic blocks. For example, to utilise the multipliers and adders in a
Xilinx XtremeDSP Block [151]. It is important to consider the precision for these blocks
and fine grained circuity to optimise a design [18].
The discrepancy between the required clock rate (typically 100 MHz) and the max-
imum clock rate of coarse grain components (500 MHz for an XtremeDSP block [151])
presents a time wise option for optimisation. The coarse grain component may be clocked
at a multiple of the required global clock rate and used many times per global clock period.
This is referred to as Time Division Multiplexing [106,131].
Resource usage optimisation techniques in [18, 106,131] are vital for algorithms with
a large proportion of vector operations. Example 3.4 provides a working exemplification.
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Example 3.4: XtremeDSP slice Utilisation for 2D Convolution
Consider the increasing multiply-add requirement of 2D convolution. A con-
ventional adder tree arrangement for the case of N = 2 is shown in Fig-
ure 3.6(a), where ‘In’ is the input pixel window. Vertical dashed lines represent
time-wise pipeline stages. In general for each output pixel calculation, N2 mul-
tiplies and N2−1 additions are required. Figure 3.6(b) shows an arrangement
in which N2 XtremeDSP slices may be used to compute the kernel.
For large N , the scenario in Figure 3.6(b) may be undesirable because O(N2)
coarse grain blocks are required. The following is considered. If the required
clock rate is Creq and the maximum rate of a XtremeDSP slice is Cmax, a
total of only N2 CreqCmax XtremeDSP slices is required. For
Creq
Cmax
= 12 the circuit
in Figure 3.7 may be used in place of XtremeDSP blocks in Figure 3.6(b). In
this example the XtremeDSP slice and input multiplexors are clocked at twice
the global clock rate. A typical value of CreqCmax is
1
5 , for Creq equals 100MHz,
in this case a five times reduction in XtremeDSP slices is possible.
For increased N the total XtremeDSP count in the target reconfigurable logic
platform may still be exceeded. A further optimisation method is filter de-
composition [18] to implement a fraction of the computation in slice logic at a
lower numerical precision. In the best case scenario O(2N) multipliers are re-
quired for a filter which can be separated into two 1D kernels. This a property
of bi-cubic resizing as shown in Equation 3.7. ¤
A reconfigurable logic device’s support of the total number of memory accesses re-
quired by an algorithm is dependent on the available on and off-chip bandwidth. On-chip
bandwidth can be considered as almost unrestricted due to the availability of configurable
reconfigurable slice logic [50]. Off-chip bandwidth is restricted by the number of external
interconnects which is dependent on the package pin count and system specific.
For video processing algorithms, the memory access pattern is often well defined
pre-execution. This property is exploited in reconfigurable logic designs with raster scan
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Figure 3.8: Data Reuse Strategies for Reconfigurable Logic Implementations
processing patterns. Horizontal (row by row) raster scanning is the most common because
it mimics the progressive scanning of video frames. Vertical and stripped patterns are
alternative desirable patterns [57]. For all case study algorithms, with the exception of
motion vector estimation, horizontal raster is the desired processing pattern.
An algorithm’s memory intensity can be interpreted in reconfigurable logic design as
the proportional requirement of on-chip memory resource or arithmetic units implemented
in either slice logic or coarse grain blocks. For algorithms with a bias towards arithmetic
operations, resource swapping can be used to balance resource usage. Resource swap-
ping involves the substitution of arithmetic functionality with a lookup table approach
(memory) implemented in embedded Block Select RAM (BRAM) [93].
The memory reuse options for a reconfigurable logic implementation are often an
integral part of the datapath design. Example 3.5 shows a popular line buffer datapath.
Example 3.5: Line Buffer Datapaths for Data Reuse
Consider the examples of the window operations of 2D convolution and video
frame resizing. A specialised datapath comprised of line buffers, which have
a systolic data driven operation, is often used. For convolution the reuse
potential is predefined for a given window size N . The reuse datapath takes
the form of Figure 3.8(a). A non-separable 2D kernel is assumed, although in
general this may be arbitrarily decomposed [18].
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The second example of resizing requires a more complex reuse datapath to sup-
port variable data reuse potential. This can be summarised in Figure 3.8(b),
for a separable 2D window. The crossbar switch and the shift of the horizontal
1D mask are controlled by a data reuse heuristic. For the resizing example,
window size N equals four and the data reuse heuristic is determined by the
resizing ratio in x and y dimensions. ¤
For more complex reuse strategies, such as that required for the reference frame in
motion vector estimation, a hierarchy of reuse levels is used. The buffer size at each reuse
level and number of levels is dependent on a trade-off between on-chip memory usage, in
slice registers and BRAMs, and reduction of off-chip memory bandwidth [78]. For a given
reconfigurable logic platform, off-chip bandwidth is often the scarce resource. The result
is that on-chip resources are maximally utilised. In summary, the technique leverages the
on-chip bandwidth to minimise the required off-chip memory accesses.
In addition to the memory reuse potential, data dependencies have a large impact
on the choice of datapath. The large design space of possible datapath choices results in
a situation where an application specific datapath is often redesigned for each algorithm
and implementation scenario. Two techniques, which are used to combat algorithm data
dependence, are explained in Examples 3.6 and 3.7.
Example 3.6: Platform Based Design
The optimisation techniques presented above can be grouped as operation level
parallelism techniques. A number of operations for one output are performed
in parallel. Another degree of parallelism can be extracted by computing a
number of outputs in parallel. This is known as iteration (or system) level par-
allelism. Algorithms with high data dependence require an astute use of both
operation and iteration level parallelism to extract speed-up. One technique
which facilitates both levels of parallelism is platform based design [114].
A particular example of the platform based design technique is in the Sonic-on-
chip architecture [114]. Sonic-on-chip is a plug-in architecture where multiple
identical or unique processing elements can be implemented in parallel, with
a restricted multi-dimensional communication hierarchy. Architectural flexi-
bility is traded for ease of algorithm implementation. An example use of the
Sonic-on-chip architecture, of relevance to this thesis, is for the 3-step non-
full-search motion vector estimation case study [114]. Platform based design
may be preferred over a specialised datapath design to reduce the design space
whilst still extracting operation and iteration level parallelism. ¤
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Example 3.7: Specialised Datapath
Histogram Equalisation represents a special case of data dependence. A contri-
bution from all pixels must be accumulated together to calculate each output
value. The extraction of parallelism in such a scenario requires a specialised
datapath. The small number of outputs required for histogram generation,
256 bins in the case study example, means that each output can be computed
in parallel. A lookup table can be used to de-multiplex increment commands
to a vector of 256 accumulators [42]. This approach maximises both iteration
and operation level parallelism. A further level of parallelism, which tack-
les the inter-output data dependence restriction, is that the generation and
equalisation stages may be performed in parallel to successive frames. ¤
Table 3.6 summarises the implementation challenges and optimisation techniques for
each target architecture relative to ‘The Three Axes of Algorithm Characterisation’.
3.4.3 The Implications for Video Processing Acceleration
A common observation in comparing reconfigurable logic to general purpose processor
implementations is that a serially computed stream5 of operations and memory accesses
are expanded into pipelined and parallel specialised datapaths. It is noticed that a graphics
processor also exploits a large degree of parallelism in a specialised datapath, albeit in an
architecture optimised for graphics rendering. The parallelism, datapath and memory
access features of both the reconfigurable logic and graphics processor implementations
pose exciting prospects for the acceleration of video processing algorithms.
The graphics processor and reconfigurable logic both wide support a spectrum of
arithmetic operations [18, 45, 131, 151]. A graphics processor has a fixed level of paral-
lelism determined by the instruction set architecture and number of fragment processor
pipelines. For reconfigurable logic, the maximum degree of parallelism is dependent on the
optimisations which can be applied [18,131]. The parallelism is fundamentally limited by
the available slices and coarse grain macro blocks. It is observed that both platforms have
a constrained degree of compute resource which must be optimally utilised. As arithmetic
complexity increases, the relevance of optimisations is more prominent and restraining.
The performance capabilities with respect to changing arithmetic complexity is an impor-
tant metric to determine the suitability of both platforms to algorithm acceleration.
An algorithm’s memory access requirements can be addressed with on-chip storage
and datapath organisation. For graphics processors an algorithm is transformed to best
5A small degree of parallelism is present for general purpose processors, in the form of MMX instructions
and multi-core architectures, however this is often negligible compared to reconfigurable logic designs
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represent the memory access requirements of graphics rendering [52, 103]. Inevitably the
designer is limited to the graphics rendering optimised caching constraints [52,94]. For re-
configurable logic a large design space of optimisations are possible to support the memory
access requirements of an algorithm [18, 57, 78, 93]. It is desirable to explore the perfor-
mance differences of the two platforms for differing memory access requirements so as to
identify the strengths and weaknesses of the fixed graphics processor memory hierarchy.
The flexibility of the reconfigurable logic platform results in an approach to data
dependence which aims to maximally introduce operation and iteration level paral-
lelism [42, 114]. For the graphics processor, additional levels of inter-output dependence
are introduced to exploit the parallelism which is available. The memory address space
restrictions on a graphics processor provides an intuitive model for designing for data de-
pendence. To explore how these architectural restrictions affect the performance of the
graphics processor with respect to reconfigurable logic is an appropriate target.
Exploitation of iteration and operation level parallelism in reconfigurable logic and
a graphics processor can be considered under a synonymous constraint. The product of
iteration and operation level parallelism in reconfigurable logic is limited by fixed resource
constraints. A graphics processor has a predetermined amount of parallelism in each
dimension. For both platforms, an algorithm must be implemented in such a way as
to efficiently utilise iteration and operation level parallelism. The programming model
and architectural features used to extract parallelism for both platforms evidently have a
large impact on overall performance. These parallelism capabilities may be compared with
respect to Amdahl’s Law to determine maximum possible speed-up for each platform. This
topic is continued in Section 4.9.2 as part of a summary of the architectural comparison
in Chapter 4.
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3.5 Summary
An algorithm characterisation scheme, comprising three characteristics of arithmetic com-
plexity, memory access requirements and data dependence, has been proposed. The scheme
is named ‘The Three Axes of Algorithm Characterisation’ with the conceptual connotation
that any algorithm resides in 3D space with contributions from each characteristic.
It is observed that the range of proposed characteristics are well represented within a
set of five case study algorithms. Conversely the characterisation is seen to represent the
characteristics of each algorithm as set out in Table 3.4.
The combination of ‘The Three Axes of Algorithm Characterisation’ and the case
study algorithms provides an attractive platform from which to explore the implementation
challenges and performance of the graphics processor and reconfigurable logic.
A survey of the implementation challenges for the graphics processor and reconfig-
urable logic, has shown an abundance of techniques and supporting literature as sum-
marised in Table 3.6. It is observed that although both platforms have extensive compute
power, the support for varying memory access requirements and data dependence is dis-
tinctly different. The following observations and questions are noted to motivate the
performance comparison in Chapter 4.
• The comparison of the graphics processor ISA with compute operations implemented
in reconfigurable logic, is considered to be more fair than a comparison of either ‘ac-
celerator’ architecture with a general purpose processor. It is interesting to analyse
the effect of different arithmetic complexity characteristics, on the relative perfor-
mance benefit for each architecture over a general purpose processor.
• A graphics processor has a restricted memory system designed specifically for graph-
ics rendering. The investigation of the limitations of this memory system, for the
variable memory access requirements of video processing applications, is desirable.
In comparison to reconfigurable logic, one may ask if any of the graphics processor
memory system ‘restrictions’ provide it with a significant performance advantage,
for a particular set of algorithm characteristics?
• The presence of high data dependence in an algorithm poses significant implemen-
tation challenges for each architecture. Two well defined techniques of platform
based design [114] and a specialised datapath [42] can be used in reconfigurable
logic implementations. For a graphics processor, the approach is not well defined in
the literature. It is intriguing to contrast the author’s approach, as summarised in
Section 4.7.1, with the strategy for reconfigurable logic in Examples 3.6 and 3.7.
Intentionally, the observations and questions are grouped by ‘The Three Axes of
Algorithm Characterisation’. This provides structure to the comparison in Chapter 4.
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Chapter 4
Reconfigurable Logic and
Graphics Processor Comparison
IN Chapter 3, ‘The Three Axes of Algorithm Characterisation’ scheme was presentedand applied to five case study algorithms from the video processing application domain.
The aim of this Chapter is to use this characterisation as part of a structured approach
to the comparison of reconfigurable logic and the graphics processor. To demonstrate the
approach, the case study algorithms are used as benchmarks.
The work is motivated by the following goal: “To determine a structured approach,
based on algorithm characterisation, to choosing an architecture which is optimal for a
given application”. The desired process is via, or alternatively in the absence of, an
assessment of the implementation challenges presented in Section 3.4. It is hoped that
this work will provide a useful insight into the challenges posed by, and make significant
steps towards, achieving this goal.
A practical application of the comparison results is to provide an heuristic by which
one may choose between alternate accelerators for a target system and application domain.
Alternatively, to provide a theoretical basis for the separation of a set of algorithms for
selective implementation on either device in a co-design environment equivalent to [138].
The Chapter is arranged in the following manner. In Section 4.1, an overview of
throughput performance for five case study algorithms is presented. The performance
comparison challenge and formulation is explained in Section 4.2. Section 4.3 contains a
description of the experimental setup. The comparison is executed in Sections 4.4 to 4.7
(a description of the structure of this comparison is provided at the end of Section 4.1).
In Section 4.8, the validity of the comparison for wider application is justified. The key
findings from the comparison are summarised in Section 4.9.
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The key contributions of this Chapter are as follows:
1. The first comparison of the graphics processor and reconfigurable logic for the imple-
mentation of video processing algorithms. To the author’s knowledge, work presented
here and with co-authors in [32], is chronologically the first comparison of the two
devices for any application domain.
2. A quantitative formulation of the comparison challenge based on three throughput
drivers of clock speed, iteration level parallelism and cycles per output (Section 4.2).
The formulation is an adaptation of work by Guo et al [53] to include the specific
challenges and interpretations of the comparison of a graphics processor and recon-
figurable logic. This enables an analysis of the intrinsic performance benefits of each
device relative to the three throughput drivers in Section 4.4.
3. The demonstration of the performance impact of video processing algorithm char-
acteristics, from ‘The Three Axes of Algorithm Characterisation’, on device perfor-
mance. Each axis is considered in turn, with the following contributing points.
(a) A comparison of the factors which result in two orders of magnitude speed-up,
for each device, over a general purpose processor for computationally intensive
algorithms (Section 4.5).
(b) The on-chip and off-chip memory access requirements for each device are com-
pared and the limitations quantified in Section 4.6.
(c) A novel strategy for handling data dependence in algorithms, for implementa-
tion on the fixed graphics processor architecture, is presented in Section 4.7.
4. The formulation from contribution 2 and the format of the approach taken in con-
tribution 3 are together a structured approach to the comparison of reconfigurable
logic and the graphics processor. To the author’s knowledge this work also presents
the first structured comparison approach for these architectures.
As a product of the above analysis of performance challenges the graphics proces-
sor implementations of a number of the case study algorithms are optimised. The key
contributory implementation achievements are:
1. The performance of the primary colour correction case study is improved by 2.6
times over unoptimised code from [123].
2. Histogram equalisation and motion vector estimation (MVE) case study implemen-
tations are both novel contributions. Real-time performance for the 1080p30 and
720p24 video formats is achieved for optimised implementations of each algorithm
respectively. For MVE the performance was improved by over ten times, from 119ms
(direct implementation) to just 11ms (optimised) to process one 720p video frame.
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Figure 4.1: A Summary of Throughput Performance for Sample Graphics Processor
and Reconfigurable Logic Devices
4.1 Setting the Scene: A Performance Summary
A summary of the throughput performance of the five case study algorithms from Chap-
ter 3 is shown in Figure 4.1. The performance is quoted as the millions of pixels per
second output from each implementation. An exception is the 3-step non-full-search mo-
tion vector estimation (NFS-MVE) case study where performance is quoted relative to the
number of input search frame pixels processed. This is due to the coarse granularity of
the number of output motion vectors relative to output frame sizes of other case studies.
The graphics processor exhibits a large degree of variance in throughput performance
over the case study algorithms. In contrast, reconfigurable logic implementations have
a more uniform performance trend. This is due to two factors. Firstly, the exploitation
of arbitrary datapath pipelining and parallelism in reconfigurable logic implementations.
Secondly, the throughput rate of a graphics processor is fundamentally constrained by
the temporal processing nature of software implementations. Other factors include the
behaviour of the memory subsystem and the clock speed of each device.
For the primary colour correction case study, high performance is achieved for both
devices. This is because the algorithm is amenable to the exploitation of large degrees
of parallelism. A low memory access requirement, relative to arithmetic operations, and
the absence of coarse grained data dependence, results in it being reasonable to classify
primary colour correction as a ‘compute bound’ algorithm.
Graphics processor performance for 2D convolution degrades with window size due to
an increasing instruction count and a specific memory system limitation. This limitation
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is that no local data reuse, between output pixels, is facilitated within a single fragment
processing pipeline. The result is a fixed clock cycle ‘cost’ for each memory access. A
reconfigurable logic implementation has a consistent throughput rate due to increasing
exploitation of spacial parallelism. This is at a ‘cost’ of increased computational and on-
chip memory resource requirement. Performance results in Figure 4.1 indicate that the
graphics processor implementation of 2D convolution is memory bound.
For video frame resizing, the performance results in Figure 4.1 are an average over
sample interpolation and decimation ratios from Section 4.6.4. The graphics processor has
a superior performance of up to three times over reconfigurable logic implementations.
Graphics processors are suited to algorithms with arbitrary, but localised, data reuse
patterns over a small and localised window size because this arrangement mimics graphics
rendering. A 2D bi-cubic resizing algorithm requires a window of 4× 4 pixels per output
with arbitrary localisation (overlap). The algorithm appears more, or indeed less, like a
graphics rendering task for changing resizing ratios. As a result performance also varies
with this ratio. Decimation throughput for the graphics processor is, on average, 1.6 times
lower than interpolation throughput due to this factor.
A reconfigurable logic implementation of resizing is performance limited by the data-
path delay of the complex heuristic which is required to implement a flexible data reuse
strategy. In the case of decimation performance is further bound by the ratio of the input
to output bandwidth requirement as discussed in Section 4.6.4.
The Virtex-4 reconfigurable logic implementation of histogram equalisation (HE) out-
performs the GeForce 7900 GTX graphics processor by 1.5 times. The difference is due
to the large memory access and processing overhead of the complex multi-pass graphics
processor implementation. A larger performance difference is not observed due to the large
degree of parallelism and high off-chip bandwidth, of the GeForce 7900 GTX. The older
GeForce 6800 GT shows significantly lower performance of up to 4 times lower relative to
similar generations (Virtex-II Pro/Spartan-3) of reconfigurable logic devices.
Whilst the graphics processor implementation of histogram equalisation rivals the
performance of reconfigurable logic, graphics processor performance for motion vector
estimation is a factor of three times worse for the GeForce 7900 GTX and up to ten times
worse for the GeForce 6800 GT. The performance difference is shown in this work to be
correlated to the data dependence properties of the motion vector estimation case study.
The Spartan-3 device is considered as a budget reconfigurable logic device from Xilinx
Inc. It is observed that this device rivals the performance of the older GeForce 6800 GT
graphics processor, but is surpassed for all but the motion vector estimation algorithm
by the GeForce 7900 GTX. The ability to implement a customised datapath in reconfig-
urable logic is observed to be inherently beneficial, over the high speed and fixed graphics
processor pipeline, for motion vector estimation.
4.1 Setting the Scene: A Performance Summary 85
Further analysis in this Chapter is concerned with exploration and quantification
of the underlying factors behind the performance values in Figure 4.1. The throughput
analysis focuses primarily on the Virtex-4 and GeForce 7900 GTX. These are from a
similar time-wise generation of 90nm technology devices (as shown in Figure 1.1) and are
used as test vehicles for a general comparison of the benefits of each architecture.
From this initial performance comparison the following questions motivate further
investigation. These questions are algorithm specific examples from the observations made
in Section 3.5, and are used in Section 4.9.3 to assess the success of the comparison.
1. What is the quantitative relationship between factors which result in a high through-
put for graphics processor and reconfigurable logic implementations of the ‘compute
bound’ primary colour correction algorithm? (This question is concurrent with ob-
servation 1 in Section 3.5).
2. The graphics processor performance degrades sharply with window size for 2D con-
volution. For a memory bound algorithm, what is the clock cycle overhead of each
memory access? In addition, how does this overhead compare to the scenario for re-
configurable logic of increased resource requirements? (This question and question 3
collectively concur with observation 2 in Section 3.5).
3. What factors effect variability in throughput performance for resizing algorithms?
Put more generally, how does variable data reuse affect performance for each archi-
tecture? It is desired to establish the degree to which these variations affect graphics
processor cache performance, and further, to consider how similar challenges are ap-
proached in a specially designed reconfigurable logic datapath.
4. A graphics processor implementation of motion vector estimation has a noticeably
low performance. What are the properties of the motion vector estimation algorithm
which result in this low performance? Conversely, what different characteristics does
the histogram equalisation case study have which result in a good performance?
(This question is concurrent with observation 3 in Section 3.5).
To address the above questions the Chapter continues as follows. A quantified speed-
up representation is proposed in Section 4.2.2. Throughput rate drivers are quantified
in Section 4.4. In Section 4.5, arithmetic complexity is considered to answer question 1.
Questions 2 and 3 are addressed through an exploration of memory access requirements
in Section 4.6. In Section 4.7, question 5 is solved though considering the performance
implications of data dependence.
In summary, the proposes structured approach is: the general architectural features
are considered in Section 4.4; and in Sections 4.5, 4.6 and 4.7 each of ‘The Three Axes of
Algorithm Characterisation’ is separately analysed.
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4.2 Formulating the Performance Comparison
To formalise the performance comparison this Section is arranged as follows. The key
drivers which effect throughput are explained in Section 4.2.1. Section 4.2.2 expresses
a quantitative relationship of these ‘drivers’ for the comparison of alternate devices. A
disassembly of the graphics processor instructions which are required to implement the case
study algorithms is discussed in Section 4.2.3 and is referred to throughout the Chapter.
4.2.1 Throughput Rate Drivers
The peak throughput rate of a video processing system was defined in Section 3.1.1 as the
maximum number of pixels that can be input, output and processed per second.
To understand the architectural features which influence the peak throughput rate
for a target device the relationship in Equation 4.1 can be used. The peak throughput
rate (Tpeak) is proportional to three throughput drivers: iteration level parallelism (ItLP ),
clock rate (C) and the inverse of cycles per output (CPO). Cycles per output is the average
number of clock cycles between each output for a single, iteration level, pipeline.
Tpeak ∝ ItLP × C
CPO
(4.1)
General purpose processors are designed with a very high clock rate (C) to implement
a large instruction set of operations in approximately serial manner. A six to fifteen times
faster clock rate, than reconfigurable logic implementations [53], and a six to eight times
faster clock rate, than a graphics processor [100], is typical of a general purpose processor.
For the case study algorithms presented in this Chapter, graphics processors have a clock
rate of the order of two to six times higher than the achieved clock speed for reconfigurable
logic implementations. Clock rate is compromised for flexibility in reconfigurable logic.
Graphics processor iteration level parallelism is equal to the number of parallel frag-
ment processing pipelines. For example, the nVidia GeForce 6800 GT and 7900 GTX
cores have 16 and 24 parallel pipelines respectively. In comparison, a general purpose
processor has an iteration level parallelism of one1. A reconfigurable logic implementation
is a trade-off between iteration level parallelism and operation level parallelism to suit
algorithmic requirements within a fixed resource constraint.
The number of cycles per output in a reconfigurable logic implementation is typically
one to two orders of magnitude lower than that for a processor [53]. There are two
reasons for this: reconfigurable logic requires no instruction fetch and decode overheads;
and operation level parallelism can be arbitrarily exploited (within a resource constraint).
1This comment assumes single core processors. At time of print state of the art general purpose
processors have up to four cores, however, this is still small with respect to a graphics processor.
4.2 Formulating the Performance Comparison 87
Cycles per Iteration Level
Device
Output Parallelism
Clock Rate
General Purpose Processor Low Low High
Graphics Processor Medium Medium–High Medium
Reconfigurable Logic High High (Flexible) Low
Table 4.1: The Relative Strengths of Target Devices for Throughput Rate Drivers
Reconfigurable logic implementations can achieve a high peak throughput through the
astute use of operation level parallelism. This results in a low number of cycles per
output. Moderately sized reconfigurable implementations often have the property that
the number of cycles per output and degree of iteration level parallelism both equal one.
In this scenario, the peak throughput equals the clock rate. The graphics processor has a
lower cycle per output count than a general purpose processor due to a reduced instruction
overhead, this is explored further in Section 4.5.2.
Table 4.1 summarises the strengths of the three devices in achieving a high peak
throughput. The iteration level parallelism of the graphics processor is quoted as medium-
high to identify that although it is large, a reconfigurable logic design may in general
exploit a greater degree of iteration level parallelism. This is exemplified in the histogram
generation stage of the histogram equalisation case study, as explained in Example 3.7 in
Section 3.4.2, in which 256 output values are computed in parallel (ItLP = 256).
It is observed that the graphics processor provides a trade-off between the general
purpose processor and reconfigurable logic with respect to all three factors.
4.2.2 Analysis of the Factors which Affect Speed-up
In Table 4.1 the three throughput performance drivers of a target device are presented.
These factors can be used to quantify the relative performance, commonly referred to
as speed-up, when using a graphics processor, reconfigurable logic or a general purpose
processor. A quantitative representation of the speed-up is developed in this Section.
The analysis is an adaptation of work by Guo [53] who presents an analysis of the
speed-up factors of reconfigurable logic over processors. This is summarised below.
Guo abstracts the relative clock rates of devices from speed-up analysis to consider
clock cycle efficiency in isolation. The total number of clock cycles required for a general
purpose processor and reconfigurable logic are as shown in Equations 4.2 and 4.3 respec-
tively. Table 4.2 summarises the terms used here and then throughout this Chapter.
For a general purpose processor the total number of clock cycles is the product of the
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Term Definition
Cyclexx Number of clock cycles per iteration for device xx
Niter Number of iterations (outputs)
Instriter:xx Total number of instructions per iteration for device xx
Number of support instructions (program counter (PC),
Instrsppt:xx flow control, data load/store) for device xx
Instroper:xx Number of calculation related instructions for device xx
Ineffxx Instruction inefficiency for device xx, as shown in Equation 4.5
Instrflow:gpu Number of flow control instructions for the graphics processor
Instrmem:gpu Number of memory access instructions for the graphics processor
ItLPxx Iteration level parallelism for device xx
CPIxx Average clock cycles per iteration for device xx
Average clock cycles per output for device xx
CPOxx (for processors CPOxx = CPIxxInstriter:xx)
Speedupxx→yy Speed-up of device xx over yy
Table 4.2: A Summary of Terms and Definitions for a Qualitative Analysis of the
Relative Speed-up of Devices
number of instructions per iteration, the number of required iterations (outputs), and the
average number of clock cycles per instruction. The number of cycles for reconfigurable
logic, assuming one input and one output per cycle per parallel iteration, is the number
of iterations divided by the iteration level parallelism.
Cyclecpu = Instriter:cpu ×Niter × CPIcpu (4.2)
Cyclefpga =
Niter
ItLPfpga
(4.3)
A measure for the relative speed-up of reconfigurable logic devices over a general
purpose processor is shown in Equation 4.4 as the ratio of the clock cycle requirements.
Speedupfpga→cpu =
Cyclecpu
Cyclefpga
(4.4)
The general purpose processor instruction count per operation (Instriter:cpu) is sep-
arated into instructions relating to support operations (Instrsppt:cpu) and those related
directly to computation (Instroper:cpu). Equation 4.5 expresses instruction inefficiency
(Ineffcpu) which is the fraction of instructions not related directly to computation.
Through substitution of Equations 4.2 and 4.3 and the instruction inefficiency factor the
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General Purpose Processor Graphics Processor
Large Overhead in Extracting Parallelism is Inherent to the
Parallelism from an Algorithm Fixed Datapath of Multi-Processors
Instruction Inefficiency SPMD (shared PC), Increased Flow
(Program Counter (PC), Flow Control Overheads, Data Load/Store
Control, Data Load/Store) Hidden by Multi-Threads (Sometimes)
Large Instruction Count Specialised Vector ISA
High Ratio of Cache to FPU‡ Low Ratio of Cache to FPU‡
(Low Computational Density) (High Computational Density)
‡FPU is an abbreviation of floating point unit
Table 4.3: The Benefits of a Graphics Processor over a General Purpose Processor
speed-up of reconfigurable logic is given in Equation 4.6.
Ineffcpu =
Instriter:cpu
Instroper:cpu
=
Instrsppt:cpu + Instroper:cpu
Instroper:cpu
(4.5)
Speedupfpga→cpu = ItLPfpga × Instroper:cpu × Ineffcpu × CPIcpu (4.6)
The speed-up measure in Equation 4.6 expresses three advantages of reconfigurable
logic. Firstly, the capability to run multiple pipeline instances concurrently, the itera-
tion level parallelism (ItLPfpga). Secondly, the number of operation specific instructions
(Instroper:cpu) for a general purpose processor is often higher than the required ALU
operations in a reconfigurable logic implementation. This is due to the requirement to
map an algorithm to the fixed processor ISA. Further, because some functions require no
functional implementation in reconfigurable logic, for example a divide by two operation.
Thirdly, the relative inefficiency of a general purpose processor due to a need for ‘support’
instructions which include program counter manipulation and processor flow control.
Guo’s analysis provides a useful starting point for the comparison of the graphics
processor and reconfigurable logic. However, a number of differences between a general
purpose processor and a graphics processor must be addressed. A summary of key general
purpose processor performance issues, specific to the implementation of video processing
algorithms, is shown in column one of Table 4.3. In the second column, a summary of the
differences, mostly beneficial, for a graphics processor architecture is shown.
Instruction inefficiency requires further explanation. The graphics processor’s single
program multiple data (SPMD) architecture model addresses the overhead of program
counter manipulation. However, the SPMD model also introduces increased flow control
overheads. Of particular concern is conditional branching due to a large degree of multi-
threading. An estimated 1500 output threads are computed in an effectively simultaneous
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manner over the processing elements. If pixels which are computed in the same batch
require different conditional branches then both branches must be computed.
The data load/store instruction inefficiency overhead for the general purpose processor
in Table 4.3, can be reduced on the graphics processor through multi-threading. The
latency of a particular data fetch is ‘hidden’ behind the processing or data fetches for
other pixels within the same batch. A large proportion of arithmetic to memory access
operations is required (memory intensity must be low) for data load overheads to be fully
amortised. Accesses must also be localised to minimise cache misses.
From initial consideration of the benefits in Table 4.3, the graphics processor appears a
more favourable platform, for implementing video processing algorithms, than the general
purpose processor. In similarity to reconfigurable logic, the graphics processor can exploit
a large degree of iteration level parallelism, instruction inefficiency issues are overcome
and instruction count (Instroper:xx) is minimised. The flow control overhead of a graphics
processor is sympathetic to the pipeline stalls and delays observed when implementing
input dependent flow control in reconfigurable logic pipelines.
Equivalent formulations to Equation 4.6, for the factors effecting the speed-up of the
graphics processor over a general purpose processor, and of reconfigurable logic over a
graphics processor, are now derived. The latter is chosen arbitrarily and indeed in some
instances the graphics processor may exceed the performance of reconfigurable logic. In
this case the speed-up will be less than one and actually a ‘slowdown’.
In similarity to Guo’s formulation, the ratio of clock speed is removed. This factor is
considered in Section 4.4.1 in isolation of the clock cycle analysis derived below.
Primarily an expression for the number of cycles per iteration for a graphics processor
must be reasoned. A graphics processor can be referred to as a multi-processor system2
so each ‘processor’ is considered a pipeline of iteration level parallelism (ItLPgpu). Equa-
tion 4.7 shows the representation of number of cycles for the graphics processor which
includes the iteration level parallelism. The remainder of Equation 4.7 is familiar to the
general purpose processor cycle definition in Equation 4.2.
Cyclegpu =
Instriter:gpu ×Niter × CPIgpu
ItLPgpu
(4.7)
The interpretation of extracting iteration level parallelism factor from a graphics
processor must be considered with care. For computationally bound algorithms, the reg-
ular nature of the graphics processor architecture means that performance can be as-
sumed to scale linearly with iteration level parallelism. For memory bound algorithms,
2The parallel pipelines in the fragment processing stage of a graphics processor are closely coupled,
with a synchronised SPMD operation. However, for the purpose of this analysis the fragment pipelines
may be considered as individual processors.
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the memory hierarchy also affects performance. Despite this limitation the relationship in
Equation 4.7 is deemed suitable for this analysis.
The inefficiency factor for the graphics processor is the same as that for the general
purpose processor in Equation 4.5 with cpu substituted for gpu. A key difference in the
interpretation of inefficiency is that graphics processor support instructions include only
memory read and flow control operations. The ‘swizzle’ (MOV ) flow control operations,
which are included in this factor, transfer data between processor registers and handle the
reordering of vector components. Swizzle operations are often ‘free’ (do not increase the
number of clock cycles per output) on a graphics processor [108].
A graphics processor’s speed-up over general purpose processors is shown in Equa-
tion 4.8. This is the ratio of graphics processor (Cyclesgpu) to general purpose processor
(Cyclescpu) clock cycles. The graphics processor speed-up factors, over a general purpose
processor, can occur from reducing the following: instruction inefficiency (a fixed processor
pipeline), instructions per operation (ISA efficiency), clock cycle per instruction (increased
operation level parallelism) and iteration level parallelism (multiple fragment pipelines).
Speedupgpu→cpu =
(
Ineffcpu
Ineffgpu
)(
Instroper:cpu
Instroper:gpu
)(
CPIcpu
CPIgpu
)
ItLPgpu (4.8)
Equations 4.9 to 4.11 show stages of the derivation of the speed-up of reconfigurable
logic over the graphics processor. A setup where the number of clock cycles per output
equals one for reconfigurable logic is initially assumed. In this setup the relationship in
Equation 4.11 factors the effects of instruction inefficiency, cycles per instruction, number
of instructions and iteration level parallelism in isolation.
Speedupfpga→gpu =
Cyclegpu
Cyclefpga
(4.9)
Speedupfpga→gpu = Instriter:gpu × CPIgpu ×
(
ItLPfpga
ItLPgpu
)
(4.10)
Speedupfpga→gpu = Ineffgpu × Instroper:gpu × CPIgpu ×
(
ItLPfpga
ItLPgpu
)
(4.11)
If the reconfigurable logic implementation has a cycles per output value which is not
equal to one, for example in the motion vector estimation case study, the relationship is
extended as shown in Equation 4.12. The term in the denominator of the first fraction is
the graphics processor clock cycles per output (CPOgpu).
Speedupfpga→gpu =
(
Ineffgpu × Instroper:gpu × CPIgpu
CPOfpga
)
×
(
ItLPfpga
ItLPgpu
)
(4.12)
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The speed-up factors presented above formulate the performance differences between
the graphics processor, reconfigurable logic and the general purpose processor. The pri-
mary concern is the performance difference between the graphics processor and reconfig-
urable logic. Equations 4.11 and 4.12 are therefore the key results. The speed-up factors
over a ‘host’ general purpose processor are shown in Equations 4.6 and 4.8. These formulae
express the justification for using each device as an accelerator.
4.2.3 Instruction Disassembly for the Graphics Processor
A summary of the instruction breakdown and inefficiency measure for implementations
of the five case study algorithms on the graphics processor is shown in Table 4.4. The
number of swizzle (MOV ) operations is included in the total (Instriter:gpu) and support
(Instrsppt:gpu) instruction count. Bi-cubic resizing, histogram equalisation and motion vec-
tor estimation case studies require multi-pass algorithms. The breakdown of instructions
for each pass is discussed in detail in Sections 4.6 and 4.7.
The balance of instruction count in Table 4.4 approximates the characterisation shown
in Table 3.4. Notable deviations are as follows.
A difference occurs for primary colour correction. Flow control is hard coded as a
conditional set operation in the arithmetic logic unit (ALU) of the graphics processor. This
optimisation removes input dependent flow control at the cost of implementing all possible
branches. The optimisation is beneficial because the flow control selects between the
computation of alternate colour components. The vector nature of the graphics processor
ISA results in a minimal additional overhead from computing all branches. It is not
possible to characterise architecture dependent algorithm optimisations at the level of
abstraction considered in ‘The Three Axes of Algorithm Characterisation.’ This is a
limitation of a characterisation scheme which is applied pre-implementation.
Motion vector estimation and histogram equalisation have a larger ALU and memory
request requirement than predicted in the characterisation in Table 3.4. This is due to
the overhead required to satisfy the data dependence in the two algorithms. The effect
observed here can be predicted from the characterisation. If given coarse grained data
dependence features occur, increased instruction overhead and number of memory accesses
proportional to the number of extra rendering passes, are required.
The reconfigurable logic implementations of the case study algorithms were similarly
observed, in Section 3.4.2, to be well matched to the characterisation scheme.
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4.3 Experimental Setup
The experimental setup for each of the target devices is described below alongside the
throughput measurement assumptions which are made.
Reconfigurable Logic Experimental Setup
For reconfigurable logic implementations, Xilinx FPGA devices are used. Solutions are
coded using the VHSIC High-level Description Language (VHDL) and implemented using
the Xilinx ISE 8.2i design flow. The post place and route clock speed, which is determined
from the maximum datapath delay using the ISE timing analyser tool, is quoted through-
out this Chapter. High effort synthesis, mapping and routing options are chosen. Also,
the results are verified using a test bench and high definition video samples [124].
Uniform input variables for the case study algorithms are chosen to be 18-bit fixed
point representation and the design is bit width optimised throughout to less than 12LSB
error for each design block. This setup maximally utilises the functional bit width of
embedded multiplier and XtremeDSP slices. It is also observed to provide aesthetically
satisfying results over all case study algorithms.
Graphics Processor Experimental Setup
For the graphics processor, commercially available accelerator cards are used to test
throughput performance. This setup means that the following assumptions and imple-
mentation decisions must be made with respect to timing measurement.
Graphics processor instruction code is compiled using the nVidia cgc Compiler ver-
sion 1.5. The GLSLProgram library, created by Jay Cornwall at Imperial College London,
is used to create a layer of abstraction between C++ code and the OpenGL API. To verify
the results comparison is made to a ‘golden’ C++ model.
Video frames are uploaded as image textures to on-card video memory and the results
rendered to ‘off screen’ render targets in the same video memory. This enables results to
be read back to the host processor for verification.
The typical 8-bit resolution of video colour data means that a 3-component GLuByte
format is used for the uploading, on card storage and read back of textures containing
video frame data. For the storage of intermediate results in multi-pass graphics processor
implementations, the GLFloat format is required to satisfy the dynamic range requirement.
The storage format not only affects the time taken to upload and download frame data to
the card, but also the cache and memory access behaviour between the graphics processor
and local video memory.
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Begin(Graphics Processor Timing Query)
Begin(Quad Rendering)
TextureCoord2f(0,0); VertexCoord2f(-1,-1);
TextureCoord2f(0,Y); VertexCoord2f(-1,1);
TextureCoord2f(X,0); VertexCoord2f(1,-1);
TextureCoord2f(X,Y); VertexCoord2f(1,1);
End(Quad Rendering)
Wait Until Rendering Finished
Collect(Timing Query Result)
Figure 4.2: Pseudo-code for Timing Measurement on the Graphics Processor
Four factors, of upload, download, execution and pipeline setup time, contribute to the
time taken for graphics processor computation. The upload and download time represent
the transfer of textures (frames) to and from video card memory. These are determined
by the speed of the bus interface between graphics card memory and the host processor
local memory. Upload and download time is discounted from this analysis. The focus is
instead on the graphics processor performance for any arbitrary system.
The third factor is the ‘execution’ time of a single rendering pass. This is the primary
timing factor that is of interest in this analysis. The final factor is the pipeline setup
time. This combines the time taken by API calls, from a host processor, which include
the pipeline reset control between multiple rendering passes. For multi-pass algorithms
this factor is considered to indicate the multi-pass overhead. In the single-pass algorithms
only the execution loop timing is relevant.
Execution loop timing is taken using an OpenGL timing query extension. The mean
average of time taken for 200 rendering passes is calculated to increase the accuracy of
performance results. This minimises the standard deviation of results. Figure 4.2 shows
the rendering pass and timing setup. The variables X and Y are the number of columns
and rows in a video frame respectively.
The timing in Figure 4.1 includes execution and pipeline setup.
Host Processor Setup
A 3.0GHz Pentium 4 single core processor with hyper-threading enabled and 1GB of RAM
is used as the ‘host’ processor. For the primary colour correction case study, performance
results are compared with implementations on the ‘host’ processor. Implementations are
coded in C++ and utilise SSE extensions to the MMX instruction set.
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Virtex-4 Virtex-II Pro Spartan-3
Primary Colour Correction 296 200 139
5× 5 2D Convolution 347 227 122
9× 9 2D Convolution 326 184 80
11× 11 2D Convolution 321 199 25
Video Frame Resizing 206 148 115
Histogram Equalisation 172 116 105
3-Step NFS-MVE 143 100 91
Min/Max Ratio to GeForce 7900 GTX 1.87/4.55 2.86/6.5 4.68/26
Min/Max Ratio to GeForce 6800 GT 1.01/2.45 1.54/3.5 2.52/14
Table 4.5: Clock Speed in Mega-Hertz (MHz) for Reconfigurable Logic Implementa-
tions of Case Study Implementations on Three Target FPGA Devices
4.4 Quantifying the Throughput Rate Drivers
The range of observed values for the throughput rate drivers for the case study algorithms
is summarised in this Section. Analysis is divided into the comparison of the clock speed
in Section 4.4.1 and the speed-up factors in Section 4.4.2.
4.4.1 Clock Speed Comparison
For any algorithm, a number of factors contribute to a reconfigurable logic implementation
not achieving the vendor quoted maximum clock speed. These factors include fan out,
logic and routing delays. Although it is not claimed that the case study implementations
reported here are optimised for clock speed performance, sensible design decisions are made
with respect to pipelining. A summary of the achieved clock rates is shown in Table 4.5
to exemplify reconfigurable logic performance. The ratio to the clock rate of two sample
graphics processors is included.
For the Virtex-4 and GeForce 7900 GTX up to 4.55× advantage for the graphics
processor over reconfigurable logic is observed. This occurs on the motion vector estima-
tion case study. Evidently a higher clock rate does not always result in a higher throughput
performance. For the remainder of the case study algorithms, more moderate clock speed
differences are observed between graphics processors and reconfigurable logic devices.
A large difference in clock speed is observed for 11× 11 convolution on the ‘budget’
Spartan-3 device. This occurs because the required multiplier count exceeds resource avail-
ability and 99% resource slice resource usage, of the largest Spartan device, is observed.
If the Spartan-3 device is neglected, the range of clock cycle differences is a factor
of 1.01 to 6.5 times higher for the graphics processor with respect to reconfigurable logic
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designs. An average of 2.86 times clock speed benefit for the graphics processors over the
reconfigurable logic designs is observed for the case study algorithms. This difference is
equivalent to the ratio observed by Kuon and Rose for 90nm dedicated ASICs over FPGAs
of up to five times [75]. Graphics processor may be considered to be a dedicated ASIC for
the case of clock cycle comparison. It can be concluded that a graphics processor has a
small but noticeable clock speed advantage over reconfigurable logic. This factor provides
an intrinsic performance benefit of up to 4.55 times over the case study algorithms.
4.4.2 Cycles per Output and Iteration Level Parallelism
Table 4.6 shows the relationship between the performance of reconfigurable logic and the
graphics processor with the clock speed difference from Section 4.4.1 removed. This rep-
resentation shows the inherent architectural differences between the devices. The speedup
factor is included to show the product of the differences in clock cycles per output and
iteration level parallelism.
Despite a high degree of iteration level parallelism of the graphics processor
(ItLPgpu = 24 compared to ItLPfpga = 1) and a vectorised ISA, a speed-up of two
times is observed for the primary colour correction case study. The origin is the large
cycles per output advantage of arbitrary operation level parallelism on a reconfigurable
logic device.
For 2D Convolution the speed-up for window size n2 is approximately 0.07n2. Recon-
figurable logic presents a speed-up beyond a value of n equals 3.77. The cycle per output
advantage rises sharply due to the fixed memory access overhead in a graphics processor.
A reconfigurable logic implementation is benefited by a specialised datapath for data reuse
and the arbitrary operation level parallelisation of the required multiply-adder tree.
A graphics processor implementation is superior for resizing even when the clock
Algorithm CPOgpu CPOfpga ItLPfpga ItLPgpu Speed-up
Primary Colour Correction 44.70 1 1 24 1.86
5× 5 2D Convolution 36.90 1 1 24 1.54
9× 9 2D Convolution 143.88 1 1 24 5.99
11× 11 2D Convolution 230.21 1 1 24 9.59
Interpolation (average) 19.59 1 1 24 0.82
Decimation (average) 41.86 3.75 1 24 0.51
Histogram Equalisation 100.45 1 256,4 24 4.19
3-step NFS MVE 48533.33 1664 4 24 4.86
Table 4.6: A Speed-up (Speedupfpga→gpu) Comparison Between the GeForce 7900 GTX
Graphics Processor and the Virtex-4 Reconfigurable Logic Device
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speed advantage is removed. For interpolation the speed-up factor is a minimal 1.2 times
in favour of the graphics processor. For decimation the speed-up factor is two times in
favour of the graphics processor. The discrepancy between input and output bandwidth
requirement, for the reconfigurable logic implementation, is an average value 3.75 times
for the decimation ratios considered in Section 4.6.4, i.e. CPOfpga = 3.75.
The iteration level parallelism figure for the reconfigurable logic implementation is 256
for the generation of a histogram and 1 for the application stage. Speed-up for histogram
equalisation implementation is four times, which is a result of the ten times iteration level
parallelism benefit of reconfigurable logic for the generation step.
For 3-step non-full-search motion vector estimation, the speed-up factor of the re-
configurable logic implementation (taken from the Sonic-on-Chip platform [114]) is 4.86
times that of the graphics processor. Four separate processing element cores calculate
motion vectors in parallel (ItLPfpga = 4). Each processing core requires 1664 clock cycles
(CPOfpga) to compute a motion vector. The graphics processor has an iteration level
parallelism advantage of six times, however, this is surpassed by the thirty times clock
cycle per output advantage of the reconfigurable logic implementation.
The clock cycle per output figures in Table 4.6 for histogram equalisation and motion
vector estimation for the graphics processor do not include the multi-pass overhead. If
this is included the cycles per output increase to 153 and 86667 cycles respectively. With
this factor included the speed-up factor for reconfigurable logic increases to 6.4 times for
histogram equalisation and 8.7 times for motion vector estimation. The overhead is more
significant for motion vector estimation due to a nine pass implementation, histogram
equalisation requires only five passes. Pipeline setup overheads have a large impact on
performance of up to a two times reduction for the motion vector estimation case study.
Extra rendering passes must be implemented with caution.
A reconfigurable logic implementation has a significant advantage in number of cycles
per output of up to 230 times over the case study algorithms. The advantage of a graphics
processor is observed to be in an up to 24 times higher iteration level parallelism. For all
case studies, with the exception of resizing, a 1.5 to 9.6 times speed-up from reconfigurable
logic implementations is observed over the graphics processor.
Each axis of ‘The Three Axes of Algorithm Characterisation’ is now individually
considered in the three proceeding Chapters.
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4.5 Axis 1: Arithmetic Complexity
The capacity of a graphics processor or reconfigurable logic to achieve a ‘speed-up’ for
arithmetic operations, with respect to a general purpose processor, is determined by the
operation level parallelism which can be extracted from an algorithm. It is fortunate that
video processing algorithms are often amenable to large degrees of parallelisation. There
are however constraints for exploiting parallelism on each device.
Reconfigurable logic is constrained by the efficiency with which an algorithm can
be mapped onto the available computational resources. If the available resources are
sufficiently numerous a single output can be produced on each clock cycle, for one pipeline
of iteration level parallelism. Further speed-up is achieved through the implementation of
multiple copies of pipelines (ItLPfpga > 1).
For the graphics processor, the fixed instruction set architecture (ISA) must be ex-
ploited efficiently. One might view that the designer is presented with a maximum number
of clock cycles per output which must be efficiently utilised. This is referred to as the clock
cycle ‘budget.’ The graphics processor clock cycle budget for a given number of fragment
processing pipelines (ItLPgpu), core clock rate (Cgpu) and required throughput rate (Treq)
is shown on the right hand side of Equation 4.13. This is a rearranged form of Equation 4.1.
CPOgpu < ItLPgpu
(
Cgpu
Treq
)
(4.13)
The clock cycle budget in Equation 4.13 may be considered as an upper bound on
the number of clock cycles which are available to dedicate for instruction issue3, for each
pixel (or more precisely fragment) in a fragment pipeline.
Table 4.7 shows example clock cycle budgets for the GeForce 6800 GT and 7900 GTX
graphics processors over sample video formats. It is observed that the GeForce 7900 GTX
has a budget three times greater than the GeForce 6800 GT. This results from a 1.5×
increase in iteration level parallelism and a 1.9× increase in device clock speed.
The arithmetic capabilities of the graphics processor and reconfigurable logic are
isolated through considering the arithmetic intensive sub-blocks of the primary colour
correction case study. In Section 4.5.1, the relationship between arithmetic operations and
graphics processor cycle count is quantified. The factors effecting speed-up, specifically
the processor instruction inefficiency issues, are explored in Section 4.5.2. In Section 4.5.3,
the implications of this analysis to non-arithmetic intensive algorithms is considered.
3The term instruction issue is used to indicate that internal functional units have multiple pipeline
stages, for example, of the order of 7–10 pipeline stages for a multiply-add functional unit [128].
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Video GeForce 7900 GTX GeForce 6800 GT
Format (G71) (NV40-GT)
480p24 2384 856
576p25 1411 506
720p30 564 202
1080p30 251 90
Table 4.7: Example Clock Cycle per Pixel Budgets for the GeForce 7900 GTX and
GeForce 6800 GT Graphics Processors over a Subset of Video Formats
4.5.1 Deterministic Graphics Processor Performance
It is interesting to consider the clock cycles per output (CPOgpu) for the graphics processor
because, for arithmetic intensive algorithms, this factor can be approximated analytically.
The nvshaderperf performance analysis tool provided by nVidia [99] automates such analy-
sis. In this tool, only ISA related timing is considered with other factors in the graphics
processor pipeline omitted. This provides an upper bound on performance.
A performance estimate for arithmetic intensive algorithms, which is equivalent to
the nvshaderperf tool can be expressed as shown in Equation 4.14, where operational
instructions (Instroper:gpu) are separated into arithmetic logic unit (Instralu) and math
(Instrmath) operations. The result (CPOgpu) can be substituted into Equation 4.13, in
place of the maximum cycles per output, to calculate a throughput rate estimate.
CPOgpu = Instralu × CPIalu + Instrmath × CPImath + Instrsppt × CPIsppt (4.14)
From test conducted with the GPUBench graphics processor benchmark [20], ALU
instructions (CPIalu) are estimated to consume on average 0.5 and 0.25 cycles on the
GeForce 6800 GT and 7900 GTX graphics processors respectively. Similarly complex in-
structions can be issued once per cycle for each graphics processor, i.e. CPImath equals
one. Based on these figures, performance estimates are presented alongside actual perfor-
mance figures for blocks of the primary colour correction case study in Figure 4.3. It is
assumed that support instructions, which include swizzle operations and memory access,
have a negligible effect on performance (CPIsppt ≈ 0).
The estimate provided by Equation 4.14 approximates the arithmetic intensive blocks
satisfactorily. As a ‘rule of thumb,’ in the GeForce 7 the number of clock cycles per
output is proportional to one times math and a quarter times arithmetic (whether vector
or scalar) operations. For the GeForce 6, the proportion is one times math and a half
times arithmetic operations. Deviations from the actual performance occur from graphics
pipeline overheads and opportunities to exploit dual or co-issue instruction issue.
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Figure 4.3: A Breakdown of the Peak Throughput for the Primary Colour Correction
Case Study Algorithm Implemented on Sample Graphics Processors, Reconfigurable
Logic Devices and a General Purpose Processor
4.5.2 Intrinsic Benefits over the General Purpose Processor ISA
Figure 4.3 also includes, in addition to the graphics processors, the performance of two
reconfigurable logic devices and a general purpose processor. The speed-up factors between
these three device choices is now discussed. It is desired to highlight two benefits of the
graphics processor instruction set. Firstly, the impressive speed-up which is observed
over the general purpose processor. Secondly, a performance which rivals or exceeds that
of example reconfigurable logic implementations. The performance relationship is first
discussed qualitatively then quantified using the formulae from Section 4.2.2.
A Qualitative Assessment of Performance Differences
Format conversions between the RGB and cxcyL colour spaces comprise matrix-vector
multiplication, vector addition and range limiting. A performance difference occurs, be-
tween forward and backward transformation, on the graphics processor due to inconsistent
in-range limiting over the cxcyL colour space. The cx and cy chroma components have
a different dynamic range to luminance (L). This is not suited to the instruction set
which is optimised to perform identical vector operations. The throughput of the format
conversion blocks is similar for reconfigurable logic and the general purpose processor.
Performance difference between the input correct and colour balance blocks is also
the most noticeable in graphics processor implementations. The colour balance block per-
formance is lower due to the extra ALU logic which is required to implement flow control.
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GPU CPU
Instroper CPO CPI Ineff Instroper CPO CPI Ineff
Full 74 44.7 0.402 1.649 42.75 445 1.049 9.925
I Correct 31 14.3 0.432 1.194 18.25 113 1.022 6.058
H Correct 11 10.2 0.57 2.545 4.5 119 1.030 25.674
C Balance 36 17.2 0.35 1.667 20 128 1.022 6.262
RGB to cxcyL 8 5.2 0.58 1.500 7 31 1.065 4.158
cxcyL to RGB 6 4.3 0.61 1.333 5 26 1.022 5.087
Table 4.8: Instruction Set Architecture Efficiency of the nVidia GeForce 7900 GTX
Graphics Processor relative to an Intel 3.0GHz Pentium 4 Processor
A general purpose processor implementation of the colour balance block is also slower
than that of the input correct block. The difference is minimised due to an expanded
implementation of flow control operations. On a general purpose processor, less overhead
is required for flow control than on a graphics processor. The reconfigurable logic imple-
mentation has similar throughput for both input correct and colour balance blocks due to
pipelined flow control.
The results show that the throughput for the colour correction blocks on the graphics
processor is consistently the highest. Reconfigurable logic is slower than the graphics
processor due to a lower clock speed and a one pixel pipeline implementation, that is
ItLPfpga = 1. The graphics processor and reconfigurable logic implementations both
exceed the performance of the general purpose processor.
Graphics Processor Instruction Set Efficiency
To analyse the graphics processor instruction set the performance of a Pentium 4 processor
implementing the MMX/SEE extensions to instruction set is used as a benchmark.
A summary of the instruction set associated efficiency features of the graphics proces-
sor, relative to a general purpose processor, is shown in Table 4.8. The key features are the
operational instructions, cycles per instruction and the inefficiency factor of each processor
as defined in Section 4.2.2. Instruction disassembly for the Pentium 4 processor is taken
from the Intel VTune 3.0 performance analyser [64].
The number of operational instructions required by the general purpose processor is
lower than the graphics processor. There are two reasons for this. Firstly, four pixels
are processed in parallel on the general purpose processor which fully utilises the 4-vector
nature of SSE instructions. On the graphics processor output pixel values are calculated in
isolation, and typically only three of the maximum four vector ALU inputs are utilised due
to the three component nature of colour spaces. The second reason is that the graphics
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Macro-Block Operations Instroper:gpu Instroper:cpu
(Reconfigurable Logic) (Instriter:gpu) (Instriter:cpu)
Full 187 74 (122) 42.75 (424.31)
I Correct 61 31 (37) 18.25 (110.56)
H Correct 16 11 (28) 4.5 (115.53)
C Balance 64 36 (60) 20 (125.23)
RGB to cxcyL 17 8 (12) 7 (29.10)
cxcyL to RGB 29 6 (8) 5 (25.44)
Table 4.9: Number of Macro-Block Operations versus Processor Instruction Count
for Implementations of the Primary Colour Correction Algorithm
processor instruction set is smaller than the general purpose processor, which may require
more than one ALU or math instruction to implement the same operation. For example,
when implementing a square root operation on a graphics processor a reciprocal square
root (RSQ) followed by reciprocal (RCP) instruction is required.
Despite the increase in operational instructions, by approximately 50%, a two times
decrease in cycles per instruction (CPI), and twelve times decrease in cycles per output
(CPO), is observed for the graphics processor over a general purpose processor. The
difference in cycles per instruction is attributed to the large operation level parallelism of
the graphics processor, highlighted in Section 4.5.1. A reduction of up to ten times in the
‘Inefficiency’ measure contributes the remainder of the difference.
Operations per Output Pixel
It is interesting to compare processor instruction count to the number of ‘macro-block’
operations required per reconfigurable logic implementation. This is exemplified for the
primary colour correction blocks in Table 4.9. Reconfigurable logic macro-block opera-
tions are counted as, for example, single add, multiply and comparison instantiations.
Comparative processor operations are quoted as the number of operational instructions.
A three to four times higher number of operations is required for reconfigurable logic
than the processors. This is due to the fine granularity of reconfigurable logic macro-blocks
with respect to vectorised ALU and math functional units in the processor architectures.
For a more precise comparison the total instructions per iteration (Instriter:xx) is
included in Table 4.9. A general purpose processor requires a total number of instructions
up to four times higher than the number of reconfigurable logic operations. This is similar
to observations made by Guo [53]. The total instruction count is lower for a graphics
processor than for reconfigurable logic operations. This is due to the graphics processor’s
low instruction inefficiency of up to ten times relative to the general purpose processor.
4.5 Axis 1: Arithmetic Complexity 104
Speedupfpga→cpu Speedupgpu→cpu Speedupfpga→gpu
(less ItLPgpu) (CPIgpu×Ineffgpu)
Full Algorithm 445 283 (11.8) 1.86 (0.60)
Input Correction 113 190 (7.9) 0.59 (0.46)
Histogram Correct 119 281 (11.7) 0.42 (0.92)
Colour Balance 128 178 (7.4) 0.72 (0.48)
RGB to cxcyL 31 142 (5.9) 0.22 (0.65)
cxcyL to RGB 26 145 (6.0) 0.18 (0.72)
Table 4.10: Speed-up for Primary Colour Correction (ItLPfpga = 1, ItLPgpu = 24)
Speed-up over a General Purpose Processor
A breakdown of the speed-up factors for the primary colour correction case study is shown
in Table 4.10. A graphics processor provides up to a 280 times speed-up over a general
purpose processor. If the effect of iteration level parallelism is removed, up to twelve times
speed-up is achieved.
For reconfigurable logic, a peak of 445 times speed-up is observed over a general
purpose processor. The speed-up is due to the high instruction inefficiency of the general
purpose processor and a lower operation count relative to total processor instructions.
The speed-up of reconfigurable logic over the graphics processor is significantly less
than that for each device over the general purpose processor. A range of two times
speed-up for reconfigurable logic to five times slow down is observed. This is as expected
because both devices provide a large arithmetic operation speed-up over the general pur-
pose processor. A high degree of iteration level parallelism and a low number of cycles per
instruction on the graphics processor, are a good match to the operation level parallelism
of a reconfigurable logic.
It is interesting to observe the product of CPIgpu and Ineffgpu as shown in (brackets)
in the fourth column of Table 4.10. This product represents the average number of clock
cycles taken per operational instruction (Instrgpu:oper). It is observed that for each colour
correction block, the graphics processor produces up to two computational results per
clock cycle per iteration. This is the origin of the impressive performance observed for the
graphics processor for implementations of computationally intensive algorithms.
4.5.3 The Implications for non-Arithmetic Intensive Algorithms
The results presented above focus on the scenario where the support instruction overhead
is negligible, i.e. CPIsppt in Equation 4.14 is approximately equal to zero. For the general
case this condition does not hold. The overall cycle per instruction (CPIgpu), inefficiency
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CPIgpu Ineffgpu CPIgpu × Ineffgpu
Primary Colour Correction 0.40 1.65 0.66
2D Convolution (5× 5) 0.50 1.51 0.76
2D Convolution (9× 9) 0.59 1.50 0.89
2D Convolution (11× 11) 0.64 1.50 0.96
Interpolation (average) 0.47 1.24 0.58
Decimation (average) 1.00 1.24 1.24
Histogram Equalisation 0.41 1.77 0.73
Motion Vector Estimation 0.71 1.91 1.36
Table 4.11: A Summary of Number of Cycles per Operational Instruction
(CPIgpu × Ineffgpu) for the Graphics Processor for all Case Study Algorithms
(Ineffgpu) and cycle per operational instruction (CPIgpu × Ineffgpu) for all case study
algorithms is summarised in Table 4.11. Interesting observations are summarised below.
The inefficiency factors for all case study algorithm implementations on the graphics
processors is observed in Table 4.11 to be consistently low with a range of 1.24 to 1.91. It
is observed that this is up to an order of magnitude lower than the inefficiency observed
for general purpose processors by Guo of 6 to 47 times [53]. A graphics processor has a 3
to 38 times instruction efficiency benefit over the general purpose processor.
The primary colour correction algorithm requires the lowest clock cycle per graphics
processor instruction (CPIgpu) of all five case studies. A reason for this is that it is
computationally bound with minimal instruction inefficiency overhead, for memory access,
relative to other case study algorithms.
A small, but not insignificant, rise in cycles per instruction (CPIgpu) is also observed
with increasing convolution size. With all other factors constant, this translates to a
marginal rise in the memory access ‘cost’. A more significant difference is observed between
interpolation and decimation of a factor of two times. This represents a significant rise in
the memory access instruction overhead (‘cost’).
The histogram equalisation and motion vector estimation case studies both contain a
large proportion of memory accesses and flow control. This results in a large inefficiency
factor. The instruction per operational instruction of motion vector estimation is observed
to be two times the value for histogram equalisation. A significant number of memory
access and flow control instructions is the determining factor here.
Decimation and motion vector estimation have a high cycle per operational instruction
count relative to other algorithms, producing less than one operation result per cycle.
The difference to other case studies (of over two times) is a result of the memory access
performance. This factor is further investigated in Sections 4.6 and 4.7.
4.6 Axis 2: Memory Access Requirements 106
4.6 Axis 2: Memory Access Requirements
In Section 4.5 the impressive speed-up that can be achieved, over general purpose proces-
sors, for implementations of compute intensive algorithms on the graphics processor and
reconfigurable logic was analysed. In contrast this Section considers graphics processor
and reconfigurable logic performance for memory bound algorithms.
An algorithm’s memory access requirements can be considered in terms of on-chip and
off-chip accesses. This distinction is necessary to analyse the memory system performance
for each device. For a reconfigurable logic implementation, the memory system is part of
a specially designed datapath. The memory system for a graphics processor is fixed and
optimised for graphics rendering.
The challenges associated with on-chip and off-chip memory accesses for each device
are described in Sections 4.6.1 and 4.6.2 respectively. Two specific memory access case
study issues are subsequently considered. Graphics processor input bandwidth limitations
are explored through the 2D convolution case study in Section 4.6.3. In Section 4.6.4, the
effect of variable data reuse on internal and external memory accesses is analysed, using
the video frame resizing case study.
4.6.1 On-Chip Memory Accesses
On-chip memory accesses for the graphics processor refer to the number of texture accesses
per output pixel in each fragment pipeline. The memory hierarchy includes L1 cache local
to texture filter blocks and multiple shared L2 cache blocks. Input memory bandwidth
(IBWgpu) can be estimated from the number of clock cycles per internal memory accesses
(CPIMA) as shown in Equations 4.15 and 4.16. The term input bandwidth is used because
properties of off-chip accesses also effect this value.
CPIMAgpu =
CPOgpu
Instrmem:gpu
(4.15)
IBWgpu =
1
CPIMAgpu
× ItLPgpu × Cgpu × 4 Bytes per pixel (4.16)
For 4-vector floating point memory accesses, the GPUBench benchmark code pro-
vides input bandwidth figures for single, sequential and random internal memory access
patterns [20]. The results of ‘benchmarking’ the devices used in this work are summarised
in Table 4.12. Single memory access is the repetitive read of one texture location, in this
case the origin (x = 0, y = 0), and thus represents the peak on-chip memory bandwidth.
The random access result represents the worst case result of a randomised access pattern.
Random access patterns are infrequent in video processing algorithms. The sequential
access pattern gives the bandwidth for a single read per output pixel.
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GeForce 7900 GTX GeForce 6800 GT
Single (Repeated) Access 68 GB/s 13 GB/s
Sequential Access 26 GB/s 6.5 GB/s
Random Access 4 GB/s 2.5 GB/s
Table 4.12: Input Bandwidth, in gigabytes per second (GB/s), for the Graphics
Processor (Results taken using the GPUBench Benchmark Code [20])
Graphics Processor Reconfigurable Logic
On-Chip Reads On-Chip Reads
Primary Colour Correction XY XY
2D Convolution (n× n) XYn2 XYn2
Resizing (2D Mask Version) XY 16sxsy XY
16
sxsy
Resizing (1D Mask Version) XY4(1 + 1smax ) XY4(1 +
1
smax
)
Histogram Equalisation 38XY 4XY
Motion Vector Estimation 58XY 27XY
Variables: sx, sy are the resizing factors with minimum value smin = min(sx, sy) and
maximum valuesmax = max(sx, sy). The frame size is XY .
Table 4.13: On-Chip Memory Access Requirements for Graphics Processor and Re-
configurable Logic Implementations of the Case Study Algorithms
In contrast reconfigurable logic is often considered to have approximately infinite on-
chip bandwidth, with an arbitrary availability, within resource constraints, of distributed
memory (in slice logic) and on chip Block Select RAM (BRAM). For pre-determined access
patterns a specialised datapath can be designed. On-chip memory access requirement
is considered here as number of read accesses to on-chip BRAM. This is implemented
as ‘input buffers’ or intermediate storage and is bandwidth limited proportional to the
resource availability of dual port BRAMs. The peak bandwidth to BRAM memory alone
on the moderately sized XC4VSX25 Virtex-4 device is 288 GB/s. This is a factor of four
times higher than the peak on-chip bandwidth of the GeForce 7900 GTX device.
The total number of on-chip memory access requirements for each device is shown in
Table 4.13 for the case study algorithms. Primary colour correction, 2D convolution and
resizing require equal on-chip memory access requirements for each device. Differences
occur in the implementations of histogram equalisation and motion vector estimation. An
increase of approximately ten times and two times the number of on-chip access require-
ments for the graphics processor, relative to reconfigurable logic accesses, are required.
These changes are overheads relative to data dependence optimisations which require
multiple rendering passes. This overhead is explained further in Section 4.7.
4.6 Axis 2: Memory Access Requirements 108
4.6.2 Off-Chip Memory Accesses
Off-chip memory accesses refer to the memory reads and writes to a large quantity of
RAM located ‘off-die’ from the graphics processor or reconfigurable logic device.
Traditionally a large memory bandwidth is required for the graphics processor to
support the computational requirements of graphics rendering. Object vertices, input
textures, intermediate fragment information, render target pixels and processor instruc-
tion code must be transferred between the graphics processor and external memory. To
support this demand, the GeForce 6800 GT and GeForce 7900 GTX have a peak memory
bandwidth of 35.2 and 51.2 gigabytes per second (GB/s) respectively [100]. For compari-
son, this is up to an order of magnitude higher than a general purpose processor, with an
example peak off-chip memory bandwidth of 6 GB/s for a 3GHz Pentium 4 CPU [83].
It is the capability of either processor architecture to efficiently utilise off-chip mem-
ory that determines achievable off-chip memory bandwidth. A factor that reduces the
achievable bandwidth is non-sequential, out of order, memory access patterns.
For reconfigurable logic implementations, the predictable nature of video processing
algorithm memory access patterns, is exploited to minimise external memory access re-
quirements through the use of raster-scan access patterns [57]. In this scenario the peak
off-chip bandwidth is, in contrast to the graphics processor, the achievable bandwidth.
Consider a scenario in which each input pixel is accessed only once from memory.
In addition, one pixel is input and one pixel output, on average, per clock cycle. The
input and output frame sizes are equal. In this case the combined input and output (I/O)
bandwidth requirement is 2CNcB bytes per second, where C is the global clock rate in
million hertz (MHz), Nc is the number of channels per pixel and B is the number of bytes
per channel. For the RGB colour space, with 8-bits (1 byte) per channel and a global clock
speed of 100MHz, the I/O bandwidth requirement is 600 megabytes per second (MB/s).
This is one and two orders of magnitude less than that the external bandwidth of a general
purpose processor [83] and a graphics processor respectively.
Device off-chip memory access requirements, for the case study algorithms, are shown
in Table 4.14. Reconfigurable logic implementations exploit maximal data reuse and no
off-chip location is written to or read from more than once. Only the minimum number
of off-chip read accesses required by the graphics processor is shown. The actual number
of accesses is subject to cache behaviour. This relationship is modelled in Chapter 5.
For primary colour correction, 2D convolution and resizing (2D method) case studies,
the off-chip memory access requirement is approximately equal for each device.
A difference in off-chip access requirements occurs for the 1D implementation of re-
sizing. This is due to the intermediate write of computation results to off-chip memory
between the two 1D passes. In a reconfigurable logic implementation, this data is stored
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Graphics Processor Reconfigurable Logic
Reads (min) Writes Reads Writes
Primary Colour Correction XY XY XY XY
2D Convolution (n× n) XY XY XY XY
Resizing (2D) XY 1sxsyXY XY
1
sxsy
XY
Resizing (1D) (1 + 1smax )XY s
′XY XY 1sxsyXY
Histogram Equalisation ∼ 3XY ∼ 2XY 2XY XY
Motion Vector Estimation ∼ 8XY ∼ 2XY 2XY 1
162
XY
Variables: sx, sy are the resizing factors with minimum value smin = min(sx, sy) and
maximum valuesmax = max(sx, sy), s′ equals 1smax (1 +
1
smin
) and frame size is XY .
Table 4.14: Off-Chip Memory Access Requirements for Graphics Processor and Re-
configurable Logic Implementations of the Case Study Algorithms
in on-chip line buffers. The multi-pass implementations of histogram equalisation and
motion vector estimation also require a large off-chip memory bandwidth overhead of four
to 2 × 162 for reads and writes respectively. The effect of this overhead is minimised
in the performance comparison due to the impressive off-chip memory bandwidth of the
graphics processor. For future systems, for example a system on chip, off-chip memory
access overhead is an increasingly significant factor.
4.6.3 Case Study: Graphics Processor Input Bandwidth
For the 2D convolution case study, on-chip and off-chip memory access requirements are
equal for both devices. This makes it a desirable case study to compare the effect of
changing the number of internal memory accesses on device performance.
In Table 4.11, it is shown that the graphics processor clock cycles per instruction
(CPI) are approximately equal for all 2D convolution kernel sizes. A marginal rise occurs,
from a value of 0.50 to 0.63, between 3 × 3 and 11 × 11 sized kernels. The inefficiency
measure is equal over all kernel sizes at a value of 1.5. Instruction set inefficiency therefore
has no effect on the 0.07n2 speed-up for the reconfigurable logic implementation over the
graphics processor. To identify the factors which do influence the speed-up the number of
cycles per output are plotted over varying 2D convolution sizes in Figure 4.4.
The graphics processor has a consistent cache performance for 2D convolution over
varying sizes and is bounded by the number of memory access requests. From this obser-
vation, the graphics processor performance is estimated using the trend lines in Figure 4.4.
The deviation from the trend line in Figure 4.4 is due to small variations in clock
cycles per instructions. These occur due to a marginal drop in achieved input memory
bandwidth with increased convolution size. Performance deviation becomes most apparent
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Figure 4.4: Clock Cycles per Output for 2D Convolution Implementations on the
Graphics Processor (Determining Graphics Processor Input Bandwidth)
beyond 2D convolution size 8× 8. This is the predicted size of a graphics processor cache
line. The probability that a cache line miss occurs, and the new cache line is a greater
distance from the current cache line position, is increased in this scenario.
A performance trend of 1.7 and 2.4 times n2 is observed in Figure 4.4 to match
the performance of the GeForce 7900 GTX and GeForce 6800 GT respectively. This
value (1.7 or 2.4) is the clock cycles per internal memory access (CPIMAgpu) shown in
Equation 4.15. It follows that the achieved internal bandwidth (IBWgpu) of the GeForce
7900 GTX and GeForce 6800 GT can be estimated, using Equation 4.16, to be 36.7GB/s
and 9.33GB/s respectively. A four times increase is observed between generations. The
bandwidth estimates exceed the input bandwidth measured by the GPUBench benchmark
tool by up to 1.5×. This is because an 8-bit 3-vector input pixel format is used, in contrast
to a 4-vector floating point format for the GPUBench results. The result is a lower on-chip
cache requirement, per pixel, and thus a reduction in on-chip bandwidth requirement.
The results in Figure 4.4 can be proven to be not computationally bound by consid-
ering the performance estimation method in Section 4.5.1. Using this analysis only 0.5n2
clock cycles are required per output for the GeForce 7900 GTX and n2 for the GeForce
6800 GT. This is apparent because in general 2n2 arithmetic operations are required for
each and CPIarith equals 0.25 and 0.5 for each graphics processor respectively. The net
clock cycle overhead from memory access operations is 1.2n2 for the GeForce 7900 GTX
and 1.4n2 for the GeForce 6800 GT.
For reconfigurable logic an effectively infinite bandwidth is observed due to pipelined
line buffer reads. That is there is no clock cycle penalty as n is increased. The clock cycle
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cost is in fact an increased latency. The result is a throughput, for reconfigurable logic
implementations, which is approximately linear when compared to the graphics processor.
This is due to flexible parallelism, pipelining and streaming of data. The penalty for the
performance benefit of reconfigurable logic is an increasing resource requirement.
For maximum data reuse in a reconfigurable logic implementation pixels are stored
in line buffers. For a 720p frame size, 720× (n− 1)× 24 bits are required (for 8-bit RGB
component pixels). The memory resource requirement exceeds the GeForce 7900 GTX
predicted cache size (128 KBytes) for convolution kernel sizes greater than 7× 7.
The worse case scenario computational resource requirement (multipliers and addi-
tion) for reconfigurable logic increases as a factor of O(n2). However, this factor is in
practice reduced due to resource usage optimisations [18,106,131].
A special case of sparse but non-separable 2D kernels is considered as follows. The
benefit to graphics processor performance is a reduction in the internal memory access
requirement by the degree of sparsity. For the GeForce 7900 GTX this is a reduction
of approximately 1.7 clock cycles per sparse location. The relationship is approximately
linear because accesses for sparse kernels are still highly localised. In the same scenario
the reconfigurable logic performance, relative to memory access, is almost unchanged. The
benefit for a reconfigurable logic implementation is a reduction in computational resource
requirements, equal to the degree of sparsity. Kernel sparsity is beneficial to each device
by a linear relationship to the degree of sparsity.
4.6.4 Case Study: The Effect of Variable Data Reuse Potential
The variable data reuse requirements of the resizing case study make it suitable for
analysing on-chip memory flexibility of the graphics processor and reconfigurable logic.
A reconfigurable logic implementation of interpolation is memory access limited by off-
chip writes. The required output bandwidth is higher than the required input bandwidth.
For decimation this scenario is reversed and the limiting factor is input bandwidth. The
setup used here is a single pipeline (ItLPfpga = 1) with a system clock rate fixed at
the output bandwidth requirement. For interpolation, one pixel is clocked out per clock
cycle. For decimation, 1sxsy pixels are clocked out per clock cycle, where sx and sy are the
horizontal and vertical resizing factors respectively.
The on-chip memory access requirements of the resizing case study can be compared
to the requirements of 2D convolution. For bi-cubic interpolation, a 4×4 window of pixels
is used to produce each output pixel. This is the same requirement as for 2D convolution
size 4× 4. The difference occurs in the data reuse potential. For 2D convolution this is a
fixed shift of Manhattan distance one. For resizing, the shift is dependent on the resizing
ratio, which is equal to zero or one for interpolation and greater than one for decimation.
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2D Method 1D Method
Input Output sxsy CPOgpu IBWgpu CPOgpu IBWgpu
Interpolation
576p 720p 2.08 47.90 20.84 GB/s 21.14 18.95 GB/s
720p 1080p 2.25 47.77 20.90 GB/s 21.96 18.94 GB/s
480p 720p 3.00 47.90 20.84 GB/s 18.83 19.49 GB/s
576p 1080p 4.69 47.32 21.10 GB/s 18.45 18.96 GB/s
480p 1080p 6.75 47.32 21.10 GB/s 17.57 19.16 GB/s
Decimation
1080p 480p 0.15 101.56 9.83 GB/s 61.29 12.91 GB/s
1080p 576p 0.21 83.93 11.90 GB/s 47.14 15.21 GB/s
720p 480p 0.33 68.05 14.67 GB/s 34.53 18.07 GB/s
1080p 720p 0.44 65.85 15.16 GB/s 33.85 18.43 GB/s
720p 576p 0.48 62.41 16.00 GB/s 30.96 18.13 GB/s
Table 4.15: Achieved Input Bandwidth (IBWgpu) for 2D and 1D Separable Resizing
Implementation Methods on a GeForce 7900 GTX Graphics Processor
Separability of the resizing algorithm into two 1D passes is shown in Tables 4.13
and 4.14 to result in a variation in on-chip and off-chip memory access requirements. For a
reconfigurable logic implementation, the effect of this is a reduction in the computational
resource usage proportional to two times. The effect on the input bandwidth of the
graphics processor is observed to be significant change in input bandwidth as follows.
A summary of the performance for 1D and 2D methods of video frame resizing on the
graphics processor is shown in Table 4.15. The clock cycles per output of the separable
implementation is the average over the two 1D passes.
Between differing 2D interpolation ratios memory access behaviour is linear. This is
because data reuse potential is high. With an increased interpolation factor, the data reuse
potential rises marginally (more outputs require the same sixteen pixels). This results in
a small increase in performance as one traverses down the table.
For 2D decimation the pattern is different. The lower data reuse potential of dec-
imation, with respect to interpolation, is the reason for this. As the decimation factor
falls (moving down Table 4.15) performance improves. This is due to an increase in the
average data reuse potential between neighbouring output pixels. A significant 11 GB/s
of variation in input bandwidth is observed between 2D methods of interpolation and
decimation. The memory access performance drops by up to a factor of two times.
Two choices are possible for the order in which to compute 1D resizing. An optimum
choice if s−1x < s−1y is to resize in the y then the x dimension, else to resize in the opposite
order. The optimisation goal in this context is to minimise the number of on-chip and
off-chip reads between alternative resizing orders.
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In Table 4.15, up to 1.6 times improvement in internal memory bandwidth is observed
for the 1D method of decimation. This is due to improved cache performance where cache
misses only occur due to one resizing dimension on each pass. The result is up to 2.5 times
reduction in number of cycles per output. For interpolation, a 1.1 times lower achievable
input bandwidth is observed. The reduction is due to the cache performance already being
efficient for interpolation. Separation into two passes actually reduces reuse potential by
necessitating steps of one location between output pixels, in one dimension, on each pass.
Despite this the result is over two times reduction in cycles per output.
A peak 2.5 times improvement is observed from using the 1D resizing method over
the 2D method. A limitation of the separation of an algorithm on a graphics processor
is the increase in the overhead relative to host processor setup and pipeline control. A
difference of the order of 1 to 2 milliseconds is observed between 1D and 2D case studies.
For completeness, a summary of the speed-up between a reconfigurable logic device
and graphics processor for varying resizing ratios is shown in Table 4.16. The multi-pass
overhead is ignored in these results.
A factor of up to 2.6 times speed-up in favour of the graphics processor is observed
between the two devices. The reconfigurable logic performance is bound by a deterministic
factor of cycles per output (CPOfpga = 1sxsy ) for decimation. The cycles per output for a
reconfigurable logic implementation remain up to 21 times lower than a graphics processor.
This is insufficient to overcome the graphics processor’s iteration level parallelism of 24.
If the clock speed ratio of over three times is included the graphics processor has up
to 8 times performance improvement over the reconfigurable logic implementation.
Input Output sxsy CPOfpga CPOgpu Speedupfpga→gpu
Interpolation
576p 720p 2.08 1 21.14 0.88
720p 1080p 2.25 1 21.96 0.92
480p 720p 3.00 1 18.83 0.78
576p 1080p 4.69 1 18.45 0.77
480p 1080p 6.75 1 17.57 0.73
Decimation
1080p 480p 0.15 6.75 61.29 0.38
1080p 576p 0.21 4.69 47.14 0.42
720p 480p 0.33 3.00 34.53 0.48
1080p 720p 0.44 2.25 33.85 0.63
720p 576p 0.48 2.08 30.96 0.62
Table 4.16: Speed-up of Reconfigurable Logic (Virtex-4) versus the Graphics Proces-
sor (GeForce 7900 GTX) for Varying Bi-cubic Resizing Ratios (1D Method)
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4.7 Axis 3: Data Dependence
In Sections 4.5 and 4.6, the graphics processor and reconfigurable logic have been com-
pared with respect to arithmetic and memory access properties of algorithms. Under an
ideal scenario both arithmetic computation and memory access operations may be ar-
bitrarily parallelised. The bounding factor which forbids this salubrious exploitation of
parallelism is ‘data dependence’. In this Section, the performance implications of optimis-
ing an implementation in the presence of data dependence are considered. A motivation
is to discover the factors which result in up to 9.6 times speed-up, for reconfigurable logic
over a graphics processor, for the motion vector estimation case study.
Reconfigurable logic may be considered to have an inherent advantage for achieving
speed-up under data dependence constraints. The fine grained architecture results in a
scenario where parallelism can be exploited, through the implementation of a specially
designed datapath, in the dimension that data dependence does not restrict. Parallelism
dimensions are broadly classified as operation and iteration level parallelism. The sce-
nario is particularly noticeable for the histogram equalisation and motion vector estima-
tion case studies. For motion vector estimation, four motion vectors are computed in
parallel processing elements. Each processing element computes operations serially. For
histogram generation, all 256 intensity bins are calculated in parallel. One accumulator
(operation level parallelism) is required for the calculation of each intensity bin. Datapath
specialisation provides favourable flexibility for these two case studies.
For a graphics processor, the architecture has a fixed degree of iteration and op-
erational level parallelism determined by the composition of, and number of, fragment
pipelines. The fixed memory hierarchy, and feed forward programming model, also affect
design choice. In addition, a designer must aspire to maintain a large number of outputs
from each rendering pass to maximise the multi-threading possibilities on the graphics
processor. The design constraints and considerations are evidently numerous.
Despite these limitations a high performance for histogram equalisation and motion
vector estimation is achievable. These are algorithms one may consider ‘unmatched’ to
the graphics processor. For motion vector estimation, an order of magnitude performance
improvement is achieved, in Section 4.7.2, over a straight forward implementation4.
To describe how these impressive performance improvements are achieved on the
graphics processor this Section is arranged as follows. A strategy for graphics proces-
sor performance optimisation in the presence of data dependence is summarised in Sec-
tion 4.7.1. Section 4.7.2 presents working examples of the execution of this strategy on
histogram equalisation and motion vector estimation case studies. The techniques are
compared to reconfigurable logic ‘strategy’ in Section 4.7.3.
4The straight forward implementation is to directly code the description in Figure 3.2 on the graphics
processor. This takes 119ms, in comparison to 11ms for optimised code, to compute a 720p video frame.
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4.7.1 A Data Dependence Strategy for the Graphics Processor
The strategy is defined from the implementation challenges in Section 3.4.1 and experience
of executing optimisation decisions. It is invoked if one of two scenarios occur:
A) The number of outputs from an algorithm is lower than a few times the multi-threading
factor (approx 1500). This prohibits the exploitation of parallelism on a graphics processor.
B) The memory access behaviour is inefficient. This occurs when the amount of instanta-
neously required on-chip cache space (Breq), as shown in Equation 4.17, is greater than the
graphics processor cache size (e.g. 128 KBytes). The variables are input frame descriptor
(f), number of reads (Nreads), data reuse potential (R) and the multi-threading factor (T̂ ).
Each variable can be determined from ‘The Three Axes of Algorithm Characterisation.’
Breq =
∑
f
(
Nreads + (1−R)T̂
)
(4.17)
If one of the above two cases occur, the strategy proceeds as follows. Steps 1 and 2 are
exemplified in Example 3.2 from Section 3.4.1.
1. Formulation: Rewrite the algorithm in the simplified algorithmic form described
in Example 3.2. Note that square brackets ([.]) indicate data dependence.
2. Rearrangement: If scenario A occurs: Perform algebraic manipulation of the re-
sultant formulae from step 1. The ‘optimisation goal’ is to introduce further stages
of data dependence to maximise the degree of parallelism (size of loops) within the
inner-most square bracket. In practice this is introducing multiple rendering passes.
3. Memory access Optimisation: If scenario B does not occur skip to step 6.
4. Memory access steps: Identify the outputs from the inner-most square brackets
of the formulae from step 1. Next, approximate the memory access ‘jumps’ between
neighbouring outputs. This factor is the data reuse potential.
5. Reduce step size: If the memory access jump is high (in practice much greater
than four) subdivide the inner-most loop and go to step 4.
6. Further optimisation: Check if the memory access pattern can be reordered with-
out changing the result. In this scenario consider invertible mappings which can be
applied to the global, or localised sets of, access pattern(s). This is used to further
remove steps in memory accesses between outputs.
7. Step out: Step one level of data dependence outward (move outward one bracket in
the formulae from step 1) and go to step 4 with the term inside the current bracket
as the new system input. If already at the outer-most level (bracket) then finish.
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4.7.2 Case Study: Optimising For Data Dependence
To demonstrate the above strategy the design challenges and performance issues for the
histogram equalisation and motion vector estimation case studies are compared. The
strategy is followed throughout the Section and then conformation to it is analysed.
In Section 3.4.1, the methodology for graphics processor implementation of the his-
togram equalisation and motion vector estimation case studies was presented. Of interest
here is the degree of separation of the window functions in Equations 3.17 to 3.22. A
method 1 and method 2 scenario is considered for each case study.
In method 1 the inner-most window operation is performed in full for each case study.
For histogram equalisation, this is an on-chip read over a 16× 9 window of pixels for each
output. For motion vector estimation, the results is a read over a window of 16×16 pixels.
In method 2, each window (named a reduction) is divided into two equal sized stages.
Table 4.17 summarises the performance for each method. The reduction factors after the
decomposition of the window operations is included in brackets.
The cycles per output count (CPOgpu) for motion vector estimation in Table 4.17, is
two to three orders of magnitude higher than CPOgpu for histogram equalisation. This
is due to the outputs of motion vector estimation being, less numerous, ‘coarse grained’
motion vectors in contrast to ‘fine grained’ pixels for histogram equalisation.
It is also observed that the cycles per output (CPO) difference between method 1 and
2 for motion vector estimation is approximately three times. This is significantly greater
than that for histogram equalisation, for which a negligible difference is observed. To
discover why consider the following. For each case study, the total number of instructions
per output and inefficiency factors are approximately equal for method 1 and 2. The ratio
of the operations that are required for each method (in Table 4.4) is also approximately
equal. By deduction, it is reasoned that the performance deviation is a product of memory
access behaviour. This is reflected directly in the change in cycles per instruction (CPI)
and cycles per internal memory access (CPIMA) in column five and six of Table 4.17.
To explore this difference further consider the on and off-chip memory access require-
ments for each algorithm. The histogram equalisation case study implementations have
an equal number of on-chip reads for each method. The number of off-chip writes rises
slightly, from a total of 1849664 to 1926464 writes. For motion vector estimation, the
total on-chip reads, per output, rises between methods 1 and 2. In addition, total off-chip
memory writes also increases between method 1 and 2, from 39000 to 540800 per pass.
For each algorithm the number of off-chip reads is shown in Table 4.14 relates to method
2. Method 1 is marginally less in each case.
Despite increases in all memory access requirements it is interesting that the perfor-
mance improves between method 1 and 2 for motion vector estimation.
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Instructions CPIMA
Algorithm Outputs per Output CPO CPI (On-chip Reads
(Inefficiency) per Output)
Histogram Equalisation
Method 1 (4 pass)
Step 1 921600 227 (1.45) 93.30 0.41 2.92 (32)
Reduce (16× 9) 6400 1049 (1.75) 1048.10 0.99 7.28 (144)
Bin Calculation 64 525 (2.46) 14138 26.93 141.37 (100)
Apply 912600 18 (6.00) 2.44 0.14 0.49 (5)
All 912600 252.3 (1.54) 102.24 0.41 2.69 (38)
Method 2 (5 pass)
Step 1 921600 227 (1.45) 93.30 0.41 2.92 (32)
Reduce-A (4× 3) 76800 58 (1.26) 55.66 0.96 4.64 (12)
Reduce-B (4× 3) 6400 33 (1.57) 63.38 1.92 5.28 (12)
Bin Calculation 64 525 (2.46) 14138 26.93 141.37 (100)
Apply 912600 18 (6.00) 2.44 0.14 0.49 (5)
All 912600 250.1 (1.52) 100.45 0.40 2.64 (38)
3-step Non-Full-Search MVE
Method 1 (2 step, 3 pass)
Step 2.1 (16× 16) 32400 2626 (1.60) 3755.56 1.43 7.32 (513)
Step 2.2 3600 65 (1.23) 95.33 1.47 9.54 (10)
1× Pass 3600 23699 (2.00) 41946.67 1.77 9.07 (4627)
2× Pass 3600 47398 (2.00) 94033.33 1.98 10.16 (9254)
3× Pass (All) 3600 71097 (2.00) 133900.00 1.88 9.65 (13881)
Method 2 (3 step, 3 pass)
Step 3.1 (4× 4) 518400 155 (1.46) 74.62 0.48 2.26 (33)
Step 3.2 (4× 4) 32400 39 (1.70) 147.82 3.79 9.24 (16)
Step 3.3 3600 65 (1.23) 95.33 1.47 9.53 (10)
1× Pass 3600 22736 (1.91) 15773.33 0.69 3.22 (4906)
2× Pass 3600 45472 (1.91) 31156.67 0.69 3.18 (9812)
3× Pass (All) 3600 68208 (1.91) 48533.33 0.71 3.30 (14718)
Table 4.17: A Performance Summary for the Alternative Reduction Options for Im-
plementing Histogram Equalisation and Non-Full-Search MVE on the GeForce 7900
GTX Graphics Processor (for a 720p Video Frame)
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There are two factors to explore. Firstly, why the CPI and CPIMA are lower for
histogram equalisation than MVE. Secondly, why a three times improvement is observed
between methods 1 and 2 for MVE, despite increased memory access requirements. To
answer these points algorithm memory access behaviour must be considered as follows.
For histogram equalisation, all outputs require the same input data. That is data
reuse potential is equal to one. A second condition is that the order in which histogram
values are accumulated is irrelevant, so long as all pixel values are ultimately accumulated
to each output bin. This second point means that the addressing pattern can arbitrarily
be mapped by an invertible function. Performance is improved if the on-chip memory
access read pattern for the ‘Reduce’ step (in practice the summing of locally generated
histograms) is performed in strides of 8 locations, performance is increased. Note that
the data reuse potential is zero for these summation reduce operations. In this setup the
accesses by neighbouring outputs is approximately sequential and cache behaviour is good.
This optimisation is the reason why in Table 4.17 a high performance, relative to the MVE
algorithm, is observed and there is no difference between method 1 and 2 performance.
The memory access requirements for method 1 motion vector estimation are domi-
nated by step 1.1. This stage is explained in detail below.
The range of required memory locations for step 1.1 is summarised, for a 1D case, on
the left hand side of Figure 4.5. The 16 pixel memory location boundaries for search and
reference frames are highlighted. Each kernel function (output) requires 16 search frame
pixels. This is the same number of pixels for 3 neighbouring outputs (e.g. between outputs
1, 2 and 3) but non-overlapping between neighbouring sets of 3 outputs (e.g. between sets
1, 2, 3 and 4, 5, 6). It is noted that the jumps in memory access are large.
For the same kernel in Figure 4.5, 16 pixels from a reference frame are required. For
three neighbouring outputs an increasing overlap of 8,12 or 14 pixels occurs for pass 1,
2 and 3 respectively. The overlap for pass 1 is shown in Figure 4.5. However, between
sets of 3 outputs the overlap is 16 pixels for step one and variable, with the same average
overlap as for step one, for steps two and three. It is important to note large steps in
memory access locations, for reference and search frames, between neighbouring outputs.
On the right hand side of Figure 4.5 the access pattern for method 2 is summarised.
This is an expansion of outputs 1, 2 and 3 from method 1, which now require a total
of 12 outputs. The important feature to notice is that the range of required search and
reference frame locations between n outputs is reduced by a factor of three and four for
the reference and search frames respectively. The penalty is that these results need to be
combined in a later step (step 3.2 in Table 4.17). This tackles the issue of large memory
access steps from method 1. The memory access jumps between each set of three outputs
is now a jump between sets of 12 outputs.
The issues associated with the full 2D memory access are an extension of the repre-
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Figure 4.5: Graphical 1D Representation of the Memory Access Requirement for the
Motion Vector Estimation Case Study for Methods 1 and 2 (for Pass 1, Step 1)
sentation in Figure 4.5. In the 2D case the reduction in memory access range and increase
in required number of outputs is the square of the 1D case.
It is observed in Table 4.17, when comparing steps 2.1 and 3.1 for the motion vector
estimation case study, that the optimisation detailed above provides a three times improve-
ment in memory system performance (CPIMA). The penalty is observed in step 3.2 where
the memory access performance is actually reduced. No data reuse is possible between
outputs. In the 1D case of Figure 4.5 there is no overlap when accumulating the sets of
outputs {A,B,C,D}, {E,F,G,H} and {I, J,K,L}. For the 2D case the reduction is over
non-overlapping 4 × 4 windows. Despite this, the required number of reads per output
and instruction count are low so the performance overhead is amortised by step 3.1.
It is important to summarise from this example that when using multiple rendering
passes to ‘handle’ data dependence, one must aim to minimise the memory access steps
between neighbouring outputs. This can be achieved through implementing extra render-
ing passes, as observed for the motion vector estimation case study. Where maximum
data reuse potential occurs, for example in histogram equalisation, implementing further
rendering passes provides minimal extra performance improvement.
To verify the strategy, consider firstly the motion vector estimation algorithm. The
strategy is invoked due to scenario B. The memory space requirement is indicated by feed-
ing the number and reuse potential from ‘The Three Axes of Algorithm Characterisation’
into Equation 4.17. Approximately 688 KBytes of instantaneous buffer space is required
to store search and reference frames. This exceeds the predicted case size (128 KBytes)
of the GeForce 7900 GTX by over five times. In practice this is observed with a low
performance of 119ms for a direct implementation of the MVE function in Figure 3.2.
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Steps 1 and 2 are applied for the motion vector estimation case study in Example 3.2
(Section 3.4.1). The steps in memory accesses are shown graphically in Figure 4.5 (step
3). Memory access stepping is observed to be high for method 1 (step 4). Due to this the
window ‘reduction’ operation is separated in method 2 (step 5). On the next pass (steps
4–5), it is observed that the memory access step of method 2 is low enough (less than
four). If one steps out through the outer loops (3.2 and 3.3 in Table 4.17), the memory
access step is also low so no further optimisation is required. The spacial properties of
motion vector estimation mean that no further optimisation can be made in step 6.
For histogram equalisation the strategy is invoked due to scenario A. The number
of outputs from histogram generation is 256 intensity bins. This is six times less than
the predicted multi-threading factor. Similarly to motion vector estimation, steps 1 and
2 are executed in Example 3.3 (Section 3.4.1). From the observation that the data reuse
potential is one, progress is made directly to step 6. In step 6 the memory access pattern
is re-mapped, as described above, to further improve performance.
The manipulation of the memory access patterns is considered further in Chapter 6.
4.7.3 A Comparison to the Reconfigurable Logic ‘Strategy’
It is interesting to consider how similar memory access challenges are overcome in a cus-
tomised datapath implementation for reconfigurable logic. The key difference is that the
content of memory, and the organisation of memory, is fully controllable. This produces a
large design space of possible optimisations for memory hierarchy [78]. Of interest here is
that data is presented at the compute elements by some overall control logic, in contrast
to relying on the performance of a fixed cache hierarchy.
A further benefit is that the degree of parallelism can be controlled. For the motion
vector estimation case study, only four outputs are computed in parallel. Despite this
a large speed-up over the multi-threaded graphics processor implementation is observed.
This is due to a lower instantaneous on-chip memory buffer requirement, synonymous to
Equation 4.17. The off-chip reads are minimised by reducing the amount of input frame
data that is required, and may be later reused, at any one time. In contrast, the graphics
processor has a larger iteration level parallelism in the number of fragment pipelines. If
one considers the number of concurrently live threads, predicted to be of the order of 1500,
parallelism is even greater. There is in fact too much parallelism on the graphics processor
for an efficient direct implementation of motion vector estimation to be achievable.
An heuristically controlled memory system and a choice of the degree of iteration
level parallelism to implement are inherent architectural benefits of the reconfigurable
logic architecture over the graphics processor under data dependence constraints.
4.8 Limitations of the Performance Comparison 121
4.8 Limitations of the Performance Comparison
A number of questions occur about the validity of the application of the performance
comparison to alternative or wider application domains outside of the presented case
study algorithms. The issues can be grouped into three headings of reconfigurable logic
resource usage, numerical precision and scalability for target application.
4.8.1 Reconfigurable Logic Resource Usage
It was reasoned in Section 2.3.1 that the maximum die size of a reconfigurable logic device
is of the order of six times larger than a graphics processor. If one is considering the
alternative use of each device in a system on a chip style architecture, then it may be
desirable to limit the die size of the target device to one that is equivalent to a graphics
processor. The Xilinx Virtex-4 XC4VSX25 satisfies this constraint. Resource usage and
percentage utilisation of each resource on this device are shown in Table 4.18.
Motion vector estimation is omitted from Table 4.18, however, the implementation
considered here was successfully targeted specifically at the XC4VSX25 device [114]. The
critical resource factor is Block Select RAM (BRAM) memory. For each processing element
(level of ItLPfpga) a storage space of 42× 42 reference and 16× 16 search frame pixels is
required. This is a total of 2020 pixels. At one byte per intensity value this requires four
BRAMs per element. Globally, 26 (42 − 16) reference frame columns must be buffered
for reuse between horizontally neighbouring motion vector calculations. This requires a
further 37 BRAMSs for a target 720p video frame. The total usage for input buffering is
53 BRAMs (or 73.6% of the XC4VSX25 device). A minimal number of additional BRAMs
are required for other pipeline features [114]. The XC4VSX25 device is a ‘good fit’ for this
implementation.
Case Study CLBs XtremeDSP Blocks BRAMs
Bicubic Resizing 671 (24.9%) 36 (75.0%) 24 (33.3%)
2D Convolution 5× 5 472 (17.6%) 751 (156.3%) 8 (11.1%)
2D Convolution 9× 9 1444 (53.7%) 2431 (506.3%) 16 (22.2%)
2D Convolution 11× 11 2446 (91.0%) 3631 (756.3%) 20 (27.8%)
Primary Colour Correction 905 (33.7%) 43 (89.6%) 0 (0%)
Histogram Equalisation (HE) 3415 (127.0%) 0 (0%) 0 (0%)
1 Maximum possible utilisation figures quoted
Table 4.18: Slice Count, XtremeDSP and Block Select RAM (BRAM) Usage for
Selected Case Study Algorithms on a Virtex-4 Reconfigurable Logic Device including
(Percentage Utilisation of the XC4VSX25 Device)
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The resizing and primary colour correction algorithm resource utilisation requirements
are met by the XC4VSX25 device with a margin of 10% to 15% redundancy of XtremeDSP
slices and up to 75% of CLBs. No BRAMs are required for the colour correction algorithm
and only 33% utilisation is observed for resizing.
For the histogram equalisation case study, the device is over-mapped by 27% in slice
logic. However, the utilisation may be reduced by implementing a proportion of the 256
accumulators and the LUT decoder within the XtremeDSP slices and BRAMs.
The 2D convolution case study is largely over-mapped in XtremeDSP slices. For
this case study, the addition tree is implemented in slice logic therefore XtremeDSP
slices represent only multiplier logic. Optimisations to reduce the number of multipli-
ers, or transfer functionality to BRAMs, can reduce this requirement significantly. [18,93].
However, the large multiplication requirement of large kernels may require time division
multiplexing to meet resource constraints at a sacrifice of throughput performance. The
utilisation of CLB and BRAMs is within the device constraints.
With the exception of 2D convolution, device resource constraints can be met for all
algorithms for an equally sized FPGA device to the graphics processor. This shows that in
a die area based comparison, the graphics processor has superior performance per unit area,
of up to three times, for all but the motion vector estimation and histogram equalisation
case studies. These two case studies are key examples of where the implementation of a
specialised datapath in a reconfigurable logic implementation can outperform a graphics
processor on a per die area unit basis.
It is interesting to compare these results to those by Kuon and Rose who identify an
average 40 times die area advantage for an ASIC over an FPGA device [75]. This factor
reduces to 21 times difference when coarse-grained FPGA resources are considered [75].
The difference observed in this work is significantly lower for two reasons. The graphics
processor contains a large portion of redundant logic, only 50% of a graphics processor is
dedicated to the shader pipeline [54], some of which is dedicated to vertex manipulation.
Secondly, reconfigurable logic implementations utilise a fixed point number representation,
whereas a graphics processor uses floating point representation.
4.8.2 Numerical Precision
The numerical precision adopted for reconfigurable logic in this work is fixed point rep-
resentation. Through astute choice of bit-width, for case study implementations, the dif-
ference in the aesthetic quality of results, to those from a floating point implementation,
is imperceptible. This is possible because of the low dynamic range which is observed in
many video processing algorithms in comparison to scientific computation. A comparison
of floating point implementations on each devices would have shackled a key benefit of re-
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configurable logic implementations: the arbitrary choice of numerical representation. For
this reason floating point representation was not considered in the above work. However,
a brief theoretical observation below demonstrates the associated issues.
In the general case, where the input and output data are not quantised to 8-bits per
channel, the dynamic range of the computation may be increased. This may result in a
scenario where full floating point, or indeed double precision number representation, is
more suitable. Examples where dynamic range is increased for video processing occur in
medical imaging and saliency mapping.
An example is considered for the primary colour correction algorithm to assess the
impact of using floating point precision in a reconfigurable logic implementation. Under
this condition both implementations can be considered as producing, with a small degree
of error, the same numerical precision.
The primary colour correction case study requires 187 high level numerical operations
to implement on the reconfigurable logic device. A moderate 905 CLBs and 43 multipliers
are required to implement this algorithm for a fixed internal bit-width of 18-bit fixed point
representation. This is less than 15% CLB and 8% XtremeDSP block utilisation of the
largest DSP targeted Vitex 4 XCVSX512 device. The required operations decompose as
43 multipliers and the remaining 144 operations are predominantly addition plus a small
number of comparators and two CORDIC blocks.
A Xilinx Coregen IP block for a Virtex-4 single-precision floating point multiplier
requires five XtremeDSP blocks and 48 CLBs. For an adder, a high speed design requires
four DSPs and 86 CLBs. If one counts DSP and CLB utilisation in multipliers and addition
alone, the count is 695 DSPs and 12384 CLBs. This exceeds the resources in the largest
DSP oriented FPGA device from Xilinx (XCVSX512) in CLBs (201%) and in XtremeDSP
slices (136%). This is in the absence of additional resources which are required for routing,
rotation (an expensive CORDIC block) and comparators.
A two to three times improvement in device density is required to support floating
point operations for the primary colour correction case study, on even the largest current
device. This highlights that the computational density factor for a graphics processor
over reconfigurable logic in a like for like numerical precision comparison is in excess of 12
times. This is due to a compound six times larger die area size and an over mapping of
resources, for the reconfigurable logic implementation, of at least two times.
4.8.3 Application Scalability
For the case study comparisons the 720p video frame format has been the primary target.
When considering the reconfigurable logic implementations the performance is almost
independent of frame size. The effect of increased frame size is in the size of line buffers
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Figure 4.6: Throughput for Case Study Algorithms and Changing Video Frame Sizes
(Implementations on the GeForce 7900 GTX (G71))
which scale with the dimensionality of the frame by a factor of O(n). BRAMs are largely
under utilised for the case studies so this increases is likely to have insignificant effect. An
additional overhead occurs for extra RAM control logic.
A graphics processor implementation exhibits noticeable deviations as shown in Fig-
ure 4.6 for standard and high definition video formats. Changes in performance with video
frame size occur for a number of reasons on the graphics processor. At first glance the
effects appear to be randomised, however, a number of key features are identified below.
A correlation occurs between increasing frame size and the performance of the com-
putationally intensive primary colour correction algorithm. This is due to the nature of
the grouping of the processing of output pixels into threads. The pipeline nature of this
becomes more efficient as more threads (outputs) are available to ‘batch.’ Scenario A in
Section 4.7.1 is an extreme case of this. The performance of 2D convolution is not effected
by this feature because it is bound directly by the number of internal memory accesses.
The histogram equalisation case study shows a more prominent example where a dif-
ferent implementation is required per application. A five pass algorithm is maintained for
each application. For 1080p the performance drops because a non-overlapping reduction
over a window of 6× 5 inputs is required in reduction stage ‘Reduce-B’. Large reductions
are poorly supported by the the graphics processor.
Over all case study algorithms in Figure 4.6, the standard deviation in throughput
performance is less than 6.7% of the maximum throughput. This is considered small
enough to have a negligible effect on the performance comparison results presented here.
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4.9 Summary
The combination of ‘The Three Axes of Algorithm Characterisation’ and the formulation
proposed in Section 4.2 presents an attractive method by which to compare architecture
performance. To collate the key contributions from the detailed analysis in this Chapter
the following is presented. The structured comparison is summarised in Section 4.9.1. In
Section 4.9.2, the scalability of each architecture is discussed. The performance questions
from Section 4.1 are answered, and Chapters 5 and 6 are motivated, in Section 4.9.3.
4.9.1 Findings from the Structured Comparison
The structured approach is summarised below by presenting the core contributions at each
comparison stage. Although the contributions detailed below relate to set architectures,
the approach can be applied to other architectures and application domains.
Throughput Rate Drivers
For each architecture, three factors effect the achievable throughput. The factors are
summarised below as the key findings for the graphics processor and reconfigurable logic.
The difference in device clock speed amounts to a peak value of 4.55 times, and a
minimum of 1.86 times, in favour of the graphics processor for comparable device genera-
tions. This represents an intrinsic benefit of the fixed graphics processor architecture with
respect to the interconnect flexibility overhead of reconfigurable logic fabric.
With regard to the number of cycles per output, reconfigurable logic presents an
advantage of up to 230 times, with a minimum of a factor of 11.2 times, over the graphics
processor. The innate spatial processing nature of hardware implementations, over the
temporal nature of software, is the key driver of this benefit.
For a graphics processor, the degree of iteration level parallelism is fixed. In this
work, this is at a value of 24 times higher than, mainly single pipeline, reconfigurable logic
implementations. Exceptions occur for reconfigurable logic implementations of histogram
generation and motion vector estimation, where cycles per output are traded for increased
iteration level parallelism of 256 and 4 times respectively.
1. Arithmetic Complexity
The following observations are made regarding arithmetic computations.
The relationship between the performance of the two devices is summarised in Equa-
tion 4.18. This expresses the condition which must hold for a graphics processor imple-
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mentation to have superior performance over reconfigurable logic. The factor of two on
the right hand side is the minimum clock speed advantage of the graphics processor.
(CPIgpu × Ineffgpu)
ItLPgpu
× Instroper:gpu < 2× CPOfpga
ItLPfpga
(4.18)
For the results in Section 4.5, this equation states that if the number of operational
instructions is less than 80, the graphics processor will have superior performance.
2. Memory Access Requirements
The memory access requirement comparison can be summarised as follows.
2.1. Number of on-chip reads: For ‘single-pass’ graphics processor implementations the
number of on-chip reads (Nreads) equals the ‘number’ parameter in ‘The Three Axes of
Characterisation’. The inequality in Equation 4.19 must hold for real time performance,
with parameters input bandwidth (IBWgpu:peak), number of outputs (Noutputs) and de-
sired throughput rate (Treq). A reconfigurable logic implementation is superior for a high
‘number’ of accesses because there is no equivalent on-chip bandwidth constraint.
Nreads ×Noutputs × IBWgpu:peak < Treq (4.19)
2.2. High data reuse: If the equality in Equation 4.19 holds, consider as follows. For a
variable memory access pattern with high data reuse potential, a graphics processor is
desirable. This is due to the large datapath delay overhead of implementing the data
reuse heuristic in a reconfigurable logic implementation.
2.3. Low data reuse: For low data reuse potential, performance limitations occur on both
devices. Input bandwidth for the graphics processor is observed to drop to 9.8 GB/s for
a data reuse potential of 0.25 to 0.5. This is 3.5 times lower than the peak value. A
reconfigurable logic implementation is inferior in this work due to the mismatch between
input and output bandwidth requirements.
2.4. Number of off-chip reads: For single-pass graphics processor implementations, the
minimum number of off-chip reads is equal to those for a reconfigurable logic implementa-
tion. For multi-pass graphics processor algorithms the off-chip memory access requirement
increases by up to 2× 162. Reconfigurable logic is superior in this aspect.
3. Data Dependence
Data dependence is explored in this work by considering the algorithm optimisation deci-
sions. In Section 4.7.1, the scenarios of a low number of outputs and high instantaneous
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buffer requirement (in Equation 4.17) are identified as two reasons to explore algorithm
optimisations for a graphics processor. For reconfigurable logic implementations, these
two scenarios are avoided. The number of outputs computed does not affect the over-
all performance. Similar buffer limitations to those shown in Equation 4.17, are avoided
through the choice of a lower value of parallelism (T̂ ) to optimise resource usage.
If off-chip memory bandwidth is limited, or the graphics processor pipeline reset
overheads are high, then a reconfigurable logic implementation is superior. Otherwise the
strategy in Section 4.7.1 should be traversed. If the two scenarios above are avoided for
the new inner most loop, the graphics processor is a viable architectural choice.
A direct implementation of an algorithm where the above two scenarios do not occur
is subject only to arithmetic complexity and memory access requirements analysis.
The above strategy covers the key issues for mapping algorithms to architectures of:
arithmetic, memory access and data dependencies. With the addition of a quantification of
throughput rate drivers, this meets the objective of a structured approach to comparison.
4.9.2 Future Scalability Implications
The progression of Moore’s Law will inevitably provide increasing parallelism on both the
graphics processor and reconfigurable logic.
For reconfigurable logic, a key benefit is the choice of the dimension (operation or
iteration level) in which to increase parallelism. With regard to Ahmdahl’s Law in Equa-
tion 3.4, this results in arbitrary increases in n. The limitation in achieving speed-up is
the design time and tool flow requirements to exploit the available resources.
A key difference for the graphics processor is that the degree of operation and iteration
level parallelism is fixed. This results in a density advantage, and ultimately a higher value
of n, for equivalent die area to reconfigurable logic. However, for high data dependence,
where the exploitation of parallelism is restricted, reconfigurable logic is superior.
Newer homogeneous multi-processing element (HoMPE) architectures, for example
the Cell BE and GeForce 8800 GTX, support increased on-chip memory control. These
features alleviate some of the on-chip memory space restrictions incidental to the GeForce
7900 GTX. However, a fixed operation versus iteration level parallelism is a fundamental
feature of a HoMPE architecture. The Cell BE presents more flexibility with the option
to pipeline SPE operations, however, this too is somewhat constrained. It is in this aspect
that reconfigurable logic is fundamentally superior to HoMPE architectures.
In pure computation power, the graphics processor is observed to be advantageous in
comparison to a fixed or floating point reconfigurable logic implementation. For floating
point, the graphics processor is superior by up to twelve times.
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4.9.3 Performance Question Answers to Motivate Chapters 5 and 6
A summary of the answers to the questions in Section 4.1 are as follows:
Question 1: For compute bound algorithms the impressive speed-ups over a general
purpose processor (GPP) occur as follows. A graphics processor provides an order of
magnitude improvement in instruction inefficiency, iteration level parallelism and clock
cycles per output over a GPP. For reconfigurable logic, the advantage is a two orders of
magnitude improvement in cycles per output. In each case, up to two orders of magnitude
speed-up are observed when including the clock speed advantage of a GPP.
Question 2: The memory bound 2D convolution algorithm is used to show a fixed cost
of 1.7 clock cycles per memory access. As a result the GeForce 7900 GTX is inferior to
reconfigurable logic beyond a window size of 4 × 4 pixels. A reconfigurable logic imple-
mentation has O(n) memory resource requirements. The required memory size exceeds
the cache size on a GeForce 7900 GTX beyond a window size of 7× 7 pixels.
Question 3: A graphics processor is highly sensitive to the amount of data reuse which can
be exploited. This results in an up to two times drop in input bandwidth for decimation.
Reconfigurable logic performance is limited, for decimation, by the discrepancy between
input and output bandwidths. The presence of a variable data reuse requirement for
resizing increases the datapath delay for the reconfigurable logic implementation.
Question 4: The cost of data dependence on a graphics processor is a high number of
rendering passes, equal to nine for motion vector estimation (MVE) and five for histogram
equalisation. This results in significant pipeline setup overheads. For MVE, a high in-
struction count to support the multiple rendering passes and memory access optimisations
is the cause of low performance. The scenario for histogram equalisation is superior due
to greater flexibility in the choice of memory access pattern.
It is observed from the above, and throughout this Chapter, that a graphics processor
is highly sensitive to the memory access pattern of a target algorithm. One example is
the significant reduction in input bandwidth for small changes in decimation size.
Motion vector estimation (MVE) is another example of a poorly matched memory
access pattern. In this case the performance could be improved, similarly to decimation,
through increasing the number of rendering passes. Although this is one option to increase
performance, it results in higher computation and on-chip memory access requirements
for MVE. In addition, the pipeline setup overheads increase the total time taken to two
times the quoted execution times for histogram equalisation, decimation and MVE.
It is therefore necessary to address two points. First, the graphics processor features
which result in a poor performance for decimation and MVE. Second, to identify the access
patterns which result in low performance and explore methods of improving memory access
performance. These two goals are achieved in Chapters 5 and 6 respectively.
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Chapter 5
Design Space Exploration of
Homogeneous Multi-Processing
Element Architectures
IN this Chapter, a systematic process for the exploration of the customisable options ofthe HoMPE architecture to a given application domain, is presented. The process, in
addition to a parameterisable system model, forms a novel design space exploration tool.
The example taken in this Chapter, and also in Chapter 6, is to consider how the
graphics processor architecture, as analysed in Chapter 3, may be customised to the video
processing application domain. The motivations for the exploration are as follows.
It was shown in Chapter 4 that despite impressive performance for many case studies,
the graphics processor is highly sensitive to an algorithm’s memory access pattern. Of
note is a reduced performance for algorithms with low data reuse potential, for example
decimation. This limitation provides the first motivation for design space exploration.
The second motivation is the following projections from the Tera Device [136] and
High-Performance Embedded Architecture and Compilation (HiPEAC) [17] road maps.
I. Memory bandwidth and interconnect restrictions between processing elements
(PEs) necessitates a revolutionary change in on-chip memory systems [17,136].
II. It is becoming increasingly important to automate the generation of customis-
able accelerator architectures from a set of high level descriptors [17,136].
III. Continuing from II, architecture customisation may be applied at the design,
fabrication, computation or runtime stage [136].
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The statements above are not mutually exclusive: an answer to statement I may be
a customisation from statement II. It is important to note the following key words.
First customisation, this is apparent from points II and III which inclusively represent
pre-fabrication and post-fabrication architectural customisations. Pre-fabrication customi-
sation is the ‘standard’ approach to determine desirable ‘fixed’ architecture components
through design space exploration. Post-fabrication customisation is a choice of reconfig-
urable logic architectural components (hardware), or a programmable processor control
element (software), to facilitate in-field modifications. The most common occurrence of
post-fabrication customisations is the choice of a processor processing element.
Second, high-level descriptors. The increased complexity of the application and ar-
chitecture domains, necessitates architectural exploration at a suitably high degree of
abstraction, with a high-level representation of each domain.
Third, a focus on interconnect and memory systems. These factors frequent each road
map [17, 136]. It is becoming increasingly challenging to present the required input data
and distribute output data to and from processing elements.
It is hoped that the exploration tool presented in this Chapter can be used to explore
the above observations. The aim is to provide significant insight into some of the associated
challenges faced in designing the exploration process and system model.
In parallel, another objective is to explore the characteristics identified in Chapter 4
(the first motivation) and ultimately how performance may be improved.
To achieve these goals the Chapter is arranged as follows. In Section 5.1 the de-
sign space exploration methodology is proposed. A model of the architectural feature set
(design space) is described in Section 5.2. Section 5.3 includes an analysis of the architec-
tural trends for the graphics processor. In parallel the model is verified. Post-fabrication
customisable options are proposed in Section 5.4. Section 5.5 summarises the findings.
The key contributions which are claimed in this Chapter are as follows.
1. A systematic design space methodology to explore the customisable options of ho-
mogeneous multi-processing element (HoMPE) architectures. The approach is an
extension of the Y-Chart [71] scheme. A key step is the inclusion of the ‘application
mapping’ region as a variable design space option. The ethos of the approach is that
the application characteristics drive the choice of architecture (Section 5.1).
2. The development of a high-level customisable model of the HoMPE class of archi-
tectures, targeted specifically at the graphics processor. To the author’s knowledge,
the work presented here and previously published in [31] represents the first such
high level model of a graphics processor, or any architecture in the HoMPE class,
which is suitable for the design space exploration approach. (Section 5.2).
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3. A classification and exploration of the pre-fabrication customisable options for the
graphics processor architecture. Within the exploration, architectural critical paths
are observed. Post-fabrication customisable options are defined from knowledge of
these critical paths. The approach (Section 5.1), exploration (Section 5.3) and pro-
posal of post-fabrication customisable options (Section 5.4) are novel and important
steps in exploring the challenges in statements I to III.
4. The system model provides a rapid prototyping platform for the exploration of graph-
ics processor-like architectures. A trade-off between cycle accuracy and simulation
time is exploited. This approach also promotes ease of exploration through a set of
high level descriptors.
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5.1 Design Space Exploration: The Big Picture
In this Section a systematic approach to design space exploration of a template architec-
ture, which can be used to explore architectural customisations, is defined. To motivate
the approach, three architectural design questions are posed:
1. What architectural modifications should be made to a graphics processor to support
a target application domain (for example, video processing)?
2. How much post-fabrication customisation should be supported within a graphics
processor-like architecture? And where should this customisation reside?
3. What is the expected performance of the chosen target architecture?
To explain the design space exploration method, this Section is arranged as follows.
In Section 5.1.1 the challenges involved are discussed. The method is summarised in
Section 5.1.2. In Section 5.1.3 the tool flow is discussed.
5.1.1 The Challenges
A number of challenges arise in the specification of the design space exploration approach.
First, the definition of the architecture and application design spaces. This task is
non-trivial because the programming model tightly controls the choice of architecture, and
vice versa. For multiple processing element systems this is increasingly important in the
quest to exploit the expanding availability of parallelism. The mapping of an algorithm
onto a specific architecture is not just conceptual but an integral part of the architectural
design space exploration process.
Second, how to group and bound the choice of design space feature sets to represent
the feasible choices of architecture and application domain options.
Third, the support for the exploration of pre- and post-fabrication customisable op-
tions. An approach must be high-level to support the flexibility to prototype a large search
space whilst maintaining a sufficient level of detail to make the results non-trivial.
Fourth, the level of abstraction at which to explore the design space. The simulation
time and complexity for exploration using a model with exhaustive detail, such as in [38],
makes the approach non-feasible for rapid prototyping. Assumptions must be made to
simplify a model as identified in Section 5.2.
Fifth, the important performance metrics for analysis must be ascertained. This
is determined by the designer defined critical paths and is ultimately influenced by the
requirements of the target application domain.
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5.1.2 A Systematic Approach
The proposed approach is summarised in Figure 5.1. An overall picture of the exploration
methodology is shown in Figure 5.1(a) and the process of evaluating customisable options
is detailed in Figure 5.1(b). The approach proceeds as follows.
Exploration Process (Figure 5.1(a))
Alternative architecture templates and sets of application characteristics form the entry
point to the design space exploration approach. In this work the architecture template is
defined with the features described in Section 5.2. The application is characterised using
‘The Three Axes of Algorithm Characterisation’ scheme as defined in Chapter 3. These
two problem definition sources initialise the architecture and application design spaces.
The architecture design space is explored through considering the pre- and post-
fabrication customisable options which can be arbitrarily chosen from the features of the
template architecture. This process is explained in more detail in Figure 5.1(b).
An application design space is traversed through considering algorithm optimisa-
tion techniques. For example, optimisations for a graphics processor are detailed in Sec-
tion 3.4.1.
The choice of application and architecture is not mutually exclusive. To represent
the overlap an application mapping region is defined. This is a subset of the choice of
architectural features. A distinction to the ‘Y-Chart’ approach [71] is made here. In the
Y-Chart approach, although a mapping stage is presented, this is outside of the design
space options. The integration of application mapping into design space exploration is
particularly important for homogeneous multi-processing element architectures. This is
because the application model (more precisely the choice of programming model) substan-
tially impacts the choice of architecture. This is in contrast to the design of a general
purpose processor where by definition no fixed application domain is considered.
Once a set of architecture and application features have been chosen, from the re-
spective design spaces, the options are used to parameterise the system model.
Where, for example, a reconfigurable logic customisation is proposed the design may
require prototyping at a greater level of detail. A motivation may be to determine the
area cost, maximum clock speed or required power. Alternatively, one may require a ‘test
run’ on, for example, a current graphics processor to verify an experimentally testable
heuristic. The combination of system model and low-level prototyping form the develop-
ment environment. At progressively later stages of a design process, increased portions of
a proposed architecture are implemented as a low-level prototype.
The output from the development environment is a number of traces and performance
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figures which are used to evaluate the suitability of the proposed architecture against
application requirements. Example requirements are to minimise clock cycle count or
number of off-chip memory accesses. The process is iterated to alter application and/or
architecture feature choices through educated conjecture after-performance evaluation.
Evaluation of Customisable Options (Figure 5.1(b))
Figure 5.1(a) shows the overall design space exploration approach. The application of this
approach to the evaluation of architectural customisable options is defined in Figure 5.1(b).
There are three key stages to the evaluation of customisable options. These are
summarised in the list below alongside examples of where these stages are employed.
a. The exploration of pre-fabrication customisable options, for example number
and nature of processing elements and the choice of memory subsystem. Archi-
tectural critical path knowledge is output from this stage (Section 5.2 and 5.3).
b. From the analysis of the ‘critical path knowledge’ post-fabrication customi-
sation options are proposed (Section 5.4). The proposal is to replace an ar-
chitectural component (or supplement a component) with one that supports
reconfiguration. In turn the reconfiguration may be supported by a hardware
or software based approach.
c. Once the dynamic components of the system have been identified in stage b,
a heuristic based on the application feature set is proposed. The aim is to
determine what configuration should be applied for a particular algorithm in
the application domain (Chapter 6).
5.1.3 Tool Flow
A tool flow for the design space exploration approach is summarised in Figure 5.2.
The IEEE 1666-2005 SystemC class library is chosen as the implementation platform
for the system model. As motivated in Section 2.5.2, SystemC is a suitable tool for the
requirements of this work. In summary of the motivations, the flexibility of SystemC
allows a high-level customisable multi-core model to be created.
Panda [105] promotes the multiple levels of abstraction in the SystemC library for
implementing functional, transaction, behavioural and more recently RTL level models
of a system. The approach in this work is transactional level modelling, as discussed in
Section 2.5.2.
A C++ wrapper encloses the system model to facilitate the parameterisations of the
architecture feature set and application characteristics.
5.1 Design Space Exploration: The Big Picture 136
SystemC Model
MATLABModelSim Performance
Analysis
Simulation
Embedded
Analysers
Architecture
Description
Parameterisation
Trace(s)
C++
Wrapper
Visualisation
Tools
VHDL/Cg/
OpenGL
Prototype
Modifications
Verification
Stage
Application
Characterisation
Architecture
Feature Choice
Figure 5.2: Tool Flow for the Systematic Design Space Exploration Approach
To enable rapid prototyping of low level modules the VHDL language is used. Open
loop tests may alternately be implemented on a graphics processor, using for example Cg
plus the OpenGL API. These tools are vital for proof of concept analysis.
For visualisation of the performance metrics output from the above prior stages, the
ModelSim and MATLAB environments are used. In addition, performance metrics are
output to a console window and to system trace files as prescribed by the designer. This
facilitates the interrogation of a pre-defined subset of signals within the system model with
minimal impact on simulation time. These tools are also vital in the debugging process
for the model.
The above tool choices represent those used within this work. In practice, alternative
substitute tools can be used, including those discussed in Section 2.3.2. For example,
higher level HandelC or synthesisable SystemC descriptions may be used in place of the
VHDL language.
5.2 The Design Space: Architecture Feature Set 137
Application Mapping
Core Architectural
Features
Application Feature Set
(Characterisation)
Architecture Feature Set
(a) Feature Set Hierarchy
Increasing Degree of Customisation
Application
Mapping
Core Architectural
Features
Number of
threads of
computation
Address
Space
Pipeline
Restrictions
On-chip
memory
type
Choice of
Off-chip
memory
Processing
pattern
Type of
PE Number
of PEs
(b) Dividing the Architectural Design Space
Figure 5.3: The Architectural Design Space for the Homogeneous Multi-Processing
Element Class of Architectures
5.2 The Design Space: Architecture Feature Set
In this Section a model to support the design space for the homogeneous multi-processing
element (HoMPE) class of architectures is described. To bound the design space and
make the work tractable the focus is on the graphics processor architecture and video
processing application domain. The motivation of the model is to support the design
space exploration methodology in Section 5.1.
Figure 5.3(a) represents the hierarchy of the application and architectural feature
sets. Three key groups of design space parameters are identified as application feature set,
application mapping and core architectural features. The application model is based on
‘The Three Axes of Algorithm Characterisation’ and is discussed in Section 5.3.
As highlighted in Section 5.1.2, the ‘Y-Chart’ design space exploration approach [71]
is augmented with a third model of application mapping to extract architectural features
which support the programming model. Core architectural features represent the under-
lying architecture which is transferable between different application mappings. The core
architectural features and application mapping comprise the architecture feature set.
In Figure 5.3(b), the architecture feature set is presented against an increasing degree
of customisation. The regions of the design space represent the customisable options
one may explore. A familiar feature grouping supplements Figure 5.3(b) which includes
interconnect, memory system and processing element related features.
This Section is arranged as follows. In Section 5.2.1, the architecture model is de-
scribed. Optimisation goals are described in Section 5.2.2.
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5.2.1 Architecture Model
A high-level system model of the homogeneous multi-processing element class of architec-
tures is shown in Figure 5.4. The single processing element (PE) instance of the model is
shown in Figure 5.4(a). In Figure 5.4(b), an extension to n processing elements (PEs) is
shown. The arrangement is outlined below.
A pattern generation module supplies each processing element (PE) with the order in
which to process pixels. The PEs receive input pixel data from off-chip memory through
unidirectional on-chip memory. When processing is complete, outputs from the PEs are
combined in an output buffer which writes output pixel values to the off-chip memory.
In the multiple processing element (PE) case PEs are arranged in processing groups.
Each processing group in the example in Figure 5.4(b) has four PEs. A memory manage-
ment unit (MMU) arbitrates memory accesses for a processing group through an arbitrary
choice of on-chip memory. It is noted that in general a PE may not be a processor based
solution. Alternatives include a fixed function ASIC block or a reconfigurable logic block.
The latter option is discussed in Sections 5.4 and 6.1.
Important model features for the design space exploration are now detailed. Rel-
evant exploration of graphics processor architectural features is included to supplement
the model description and provide initial parametrisation. Assumptions to simplify the
modelling, whilst maintaining comparable behaviour to the graphics processor, are made
throughout. The model is described using video processing system terminology, approxi-
mately in order of left to right of the customisable options in Figure 5.3(b).
5.2 The Design Space: Architecture Feature Set 139
Figure 5.5: The Z-Pattern Pixel Processing Order and Memory Storage Pattern for
the Graphics Processor Memory System (each block represents 2× 2 pixels)
Processing Pattern
A pixel processing pattern P is distributed from the pattern generation module and can
be set to be any arbitrary sequence. This is a simplification of the scenario for the graphics
processor where processing order is output from the rasterisation pipeline stage.
The processing pattern P is specified in Equation 5.1, where P is a vector of video
frame locations (xp, yp). For an output frame (Fout) with a pixel iterator p, the processing
pattern (P ) indicates the order in which output pixel values (Fout(xp, yp)) are calculated.
To ensure each output video frame pixel is processed once and only once, a restriction is
placed on the vector P . This is that all components {xp, yp} must be unique and that the
cardinality |P | must equal target video frame size (Mout ×Nout).
P = {{x0, y0}, {x1, y1}, {x2, y2}, ..., {xp, yp}, ...} (5.1)
A popular video memory storage format and rendering rasterisation ordering is the
z-pattern [109]. This pattern is shown in Figure 5.5. In general a pixel address {xp, yp}
at location Ppat:z[p] is calculated as follows. Pixel iterator p is represented as a bit-vector
(p = pn−1...p2p1p0), location zero is the least significant bit. The xp and yp values are
the concatenations of even and odd bit locations. To put this formally xp = pn−2...p4p2p0
(even bits) and yp = pn−1...p5p3p1 (odd bits).
For horizontally raster scanned video, an equivalent processing pattern representation,
to that shown above for the z-pattern, is xp = pn
2
−1...p0 and yp = pn−1...pn
2
. A raster scan
or z-pattern can be generated using an n-bit counter and bit rearrangement.
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It is a sensible design decision to choose identical memory storage and pixel processing
patterns. A z-pattern is beneficial due to the inherent spatial locality of memory accesses.
This makes it attractive for the rasterisation scheme in graphics processing due to the
requirement of arbitrary subsequent accesses in a localised environment. The raster scan
pattern often results in trivial data reuse heuristics. In addition a horizontal raster scan
pattern matches the progressive scan video format order. The result is a low processing
latency of an algorithm-specific number of video frame fields (rows). Minimising frame
latency is important in broadcast video processing systems. This is due to the requirement
to synchronise with other multimedia data, for example an audio track.
Address Space and Pipeline Restrictions
To simplify the programming model and memory system architecture, the GeForce 6 and
7 series graphics processor generations have separate on-chip and off-chip memory address
spaces, for read and write operations from and to off-chip memory. The separate off-chip
address space holds for a single rendering pass after which the address spaces may be
exchanged [108]. For the architecture model the same philosophy is adopted.
Concurrent memory accesses for processing elements (PEs) within one processing
group are handled by the memory management unit (MMU). For conflicts between MMUs,
concurrent memory accesses are handled by the global interconnect. The round robin
scheme is used for arbitration in each case. This is similar to the method patented by
nVidia for the texture unit (MMU) and fragment processors (PEs) in graphics proces-
sors [77]. At a high-level, the feed through pipeline nature of the model matches the
graphics processor stream processing programming model as outlined in Section 2.2.2.
Degree of Multi-threading
A graphics processor requires a large degree of multi-threading for two purposes. First,
the multi-threading is used to hide off-chip memory access latency, which is an increasing
factor for DRAM technology [2]. Second, to maintain full computational datapaths, the
requirement is an 8-10 latency cycles [128] per computation unit.
The model is implemented such that T̂ threads can be computed across the n process-
ing elements. For simplification T̂n threads are live on each PE at any one time instance.
On the graphics processor, a thread may in general be scheduled to different PEs at dif-
ferent points in the computation, however, this arrangement is deemed sufficient. For
non-processor PEs an equivalent issue may be the pipeline depth of the datapath.
For video processing systems, an alternative to multi-threading for hiding off-chip
memory access latency is to use a heuristically controlled memory system, loosely termed
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pre-fetching. Pre-fetching is possible because the access pattern is determined pre-
execution. In the general case a cache many not be required at all.
Pre-fetching hardware is also present in graphics processors [62]. However, this is
targeted at the spatially local memory accesses of graphics rendering and is observed in
Chapter 4 to be unsatisfactory, for example for the motion vector estimation case study.
It is interesting to consider what alternative optimisations can be implemented for
the video processing application domain to exploit the scenario that the memory access
pattern is often defined pre-execution.
A Prediction of the Graphics Processor Thread Batch Size
A graphics processor’s thread batch size can be determined using a computationally in-
tensive kernel. A large instruction count is required to minimise the effect of cache be-
haviour and to emphasize the granularity of changes between steps in performance. The
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(b) nVidia GeForce 7900 GTX (An estimated 1300 threads per batch)
Figure 5.6: Estimation of the Number of Execution Threads for Sample Graphics
Processors
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chosen kernel is the American Put Option financial model [69] which requires 446 com-
putational instructions and one memory access per kernel to implement a 10 node search
tree. Estimated cycle counts are 589 and 430 cycles per output for GeForce 6800 GT and
7900 GTX respectively. Figure 5.6 shows the performance results for the GeForce 6800 GT
and 7900 GTX graphics processors for increasing output frame size from 1 to 10000 pixels.
It is observed in Figure 5.6 that steps in time taken for a rendering pass occur at
intervals of 1500 outputs computed for the GeForce 6800 GT and 1300 outputs for the
GeForce 7900 GTX. This is the predicted thread batch size (T̂ ). The difference between
devices is proportional to the change in the ratio of off-chip bandwidth to core clock rate.
This is the number of clock cycles required to ‘hide’ off-chip memory access latency. The
off-chip bandwidth of the GeForce 7900 GTX and 6800 GT is 51GB/s and 31.2GB/s
respectively. Core clock rates are 650MHz for the GeForce 7900 GTX and 350MHz for
the GeForce 6800 GT. The ratio of memory bandwidth to core clock rate for each device
is 89 and 78 for the GeForce 6800 GT and 7900 GTX respectively. The ratio is a factor
of 1.14 times. This equals the ratio of estimated thread counts.
The prediction of the number of threads concurrently in flight on a graphics processor
can be used for initial parametrisation of the model.
Processing Element
To motivate flexible exploration, a simplified processor model combining memory access
behaviour and required computation cycle count between accesses is implemented. This
is sufficient to implement the behaviour of a node in a Kahn process network [70].
Gt = {P [p], P [p+ 1], ..., P [p+ T̂ − 1]} (5.2)
At a time t a group of T̂ pixels (threads) is ‘live’ for computation over all n PEs.
Equation 5.2 shows the scenario for a thread group Gt and starting pixel location p.
Angular brackets ({...}) herein refer to an approximate ordering. The actual order is
determined by the arbitration methods and the number of PEs (n). A processing group
is a subset of the processing pattern (Gt ⊂ P ) and of size thread count (|Gt| = T̂ ).
The processing element (PE) application mapping model for a single rendering pass
is a function of computation delay (taken from Equation 4.14) and memory access require-
ments. The pseudo-code for computation on one PE is shown in Figure 5.7. Each PE
(enumerated as g) computes a group of Gt:g ⊂ Gt threads where |Gt:g| = T̂n .
The pseudo-code in Figure 5.7 is now summarised. In Lines 0 to 2 a set of output
locations (Gt:g[i]) is input from the pattern generation block, and associated reference
(texture) read locations (R[i]) calculated. The memory access behaviour is modelled in
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0. For all Threads i = 0 to T̂n − 1
1. Reference Read Location R[i] = f1(Gt:g[i])
2. End Loop
3. For all Accesses w = 0 to W − 1
4. For all Threads i = 0 to T̂n − 1
5. Request Address Ct:g[i+ T̂w] = f2(R[i], w)
6. End Loop
7. Wait until All Read Requests Granted
8. Increment Cycle Access Count Ω
9. End Loop
10. Wait for Compute Cycles minus Memory Access Cycles ( T̂nCPOgpu − Ω)
11. For all Threads i = 0 to T̂n − 1
12. Write to output location Gt:g[i]
13. End Loop
Figure 5.7: A Model of the Behaviour of a Processing Element (which is Equivalent
to a Graphics Processor Fragment Pipeline with a Single Input Texture)
Lines 3 to 9. Memory accesses occur with an outer loop of all accesses W (Line 3). Inside
the outer loop requests are made for each thread i (Line 5). The PE then waits until all
requests are satisfied (Line 7) and then iterates for the next value of w. Once all read
requests are made, the cycle delay of any compute operations which are not ‘hidden’ by
memory accesses is added (Line 10). On Lines 11 to 13, output pixel values are written to
an output buffer. The algorithm iterates until the end of the processing pattern occurs.
Functions f1 and f2 are arbitrary linear or non-linear address mappings. The ordering
of the W requests is taken for the case study algorithms from the output assembly code
from the nVidia cgc compiler [97].
If more than one texture input is required then multiple reference locations Rr[t] are
generated for each thread and function f2 on line 5 is defined to access each texture.
The order of the modelling of computation and memory access cycles above is not
fully consistent with that of the graphics processor. However, this assumption is observed
to be sufficient in Section 5.3.4. The code in Figure 5.7 can be extended to intersperse
memory access and computation cycles.
Individual memory access patterns Ct:g from each PE (g) and for each time (t) step
combine to make the overall on-chip memory access pattern C. The multiple PE setup
approximates the fragment processor pipelines in a graphics processor. It is straight
forward to change the operation of a PE to support the setup of other architectures.
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Memory System
To describe the memory system, the off-chip then on-chip memory choices are described.
An increasing trend in high bandwidth and high latency off-chip DRAM memory
devices is observed in [2]. The granularity of access (burst length) is increasing to satisfy
user requirements for increased bandwidth. For the model the off-chip memory is assumed
to be four dual ported modules, calibrated to an example Samsung GDDR3 SDRAM
device [111]. Per RAM the key parameters are: memory banks (8), burst length (4×
32-bit words), bank size (8 MByte), number of rows (212) and number of columns (29).
Timing is characterised from the specification [111] in terms of read, write, same-bank
and same-row access latencies. The important issues to model here are the features of
high latency, high bandwidth, the access granularity and the penalty for non-sequential
memory accesses. Memory clock speed is initially set as 2 times the model’s core clock
rate with double data rate access enabled. This setup is equivalent to that for a GeForce
6800 GT on an accelerator card.
To characterise the on-chip memory, a high level model is created. For the design
space exploration one can chose an arbitrary memory type. For initial exploration and
verification a cache is modelled and calibrated with estimates of graphics processor fea-
tures from [52, 94]. The parameterisable options are: associativity, size, granularity and
replacement heuristic. In the case of a non-cache memory the replacement heuristic is
optionally a memory controller. Each model memory management unit (MMU) has direct
read-only access to the cache. Within an MMU memory access latency is hidden though
pipelined reads in a channel of length T̂ . The initial on-chip memory setup is a 4-way as-
sociative 16k cache with 64 pixel cache lines. A full cache line is read when a miss occurs.
This is a simplification of the general case where partial cache line reads may occur.
The memory system behaviour is characterised formally in Equation 5.3. Vector C
is the combined on-chip memory access pattern from all processing elements. A function
G(z−) is applied to vector C to produce the off-chip memory access pattern A. The delay
operator z− is used to signify that each output depends on prior inputs. The cardinality
of vector C is the product of number of outputs (NM) and number of reads per output
(W ). Each location in vector A represents a memory read of set granularity, for example
64 pixel cache lines in the initial setup.
A = G(z−)C (5.3)
A final component of the memory system is the output buffer. The output buffer
collates outputs into groups of pixels equal to the cache line size and writes the outputs to
off-chip memory. This pipelines the processing element outputs. For the results presented
here the output buffer has minimal effect on performance.
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Figure 5.8: Memory System Analysis for the GeForce 7900 GTX Graphics Processor
for Varying Memory Access Stride Length (a) and Number of Reads (n× n)
Memory System Behaviour
To interrogate the graphics processor memory system, the performance of memory access
of varying stride length (a) and number of reads (in pixel windows of size n×n as indicated
in the legend) is shown in Figure 5.8. Performance is quoted in the cycles per internal
memory access (CPIMA) as expressed in Equation 4.15.
The first notable trend is the sharp increase in CPIMA (decrease in performance)
from stride lengths above a = 1. This is symptomatic of the optimisation of the graphics
processor memory system for localised memory access. A small loss of locality results in
a sharp change in performance. For example, a stride length of one (a = 1) requires an
average 1.4 CPIMA whilst for a stride length of two (a = 2) over 6 CPIMA are required.
In general, little decrease in CPIMA is observed from increasing the number of reads
(top to bottom of legend) in Figure 5.8. Reductions occur for up to 4 × 4 reads. This
is in part due to increased amortisation of pipeline costs, which are prominent for the
one memory read case. The performance is consistent with that expected if threads are
scheduled concurrently for each access as described for the processing elements above.
A justification for this is that regular cache performance will occur in this scenario. In
contrast, if all or a portion of reads are performed for each thread in turn, a significant
reduction in CPIMA would be expected from increased memory access locality, particularly
at large stride lengths.
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The peaks in Figure 5.8 also provide useful information. Increasingly prominent peaks
are observed at steps of 2, 4 and 8 stride lengths. The largest step (8) verifies the cache
line size of 8 × 8 pixels. Further performance degradation beyond a equals 8 are due to
the unbalanced utilisation of off-chip DRAM banks. A partial cache line read is predicted
to be 4× 4 pixels, this is one justification for emphasised peaks over stride intervals of 4.
The peak at a stride length of 2 represents a 2× 2 quad of fragment pipelines (PEs) each
accessing a different pixel quad (2 × 2 pixels) in parallel. Pixel quads are the minimum
unit of access from graphics processor texture unit (MMUs) to cache [77].
Features from this analysis are used in supplement to the details in Section 4.6 and
estimates in the literature [38,52] to parameterise the model’s on-chip memory system.
The parallel interactions between all components in the system model can be effi-
ciently modelled using the SystemC class library. To minimise simulation time the model
implements only address passing and hand shaking with no data movement. Each system
component described above is implemented as a replicable SystemC module (C++ class).
5.2.2 Optimisation Goals
The two key optimisation goals, which are of interest in this work, are off-chip memory
access and clock cycle count minimisation.
Off-chip memory access minimisation takes two forms. First, the minimisation of
number of accesses (|A|). For video processing systems off-chip memory access is often a
key bottleneck. Second, the minimisation of the steps between accesses. This minimisation
is to match the requirement of high-latency off-chip memory to maximise memory access
locality [2]. A visual representation of this is with a histogram of the difference between
concurrent accesses. This visualisation is a generic representation of the potential delay
for all choices of off-chip memory. The minimisation functions for number and distribution
of memory accesses are shown in Equations 5.4 and 5.5 respectively.
CostA:num = |A| (5.4)
CostA:dist = hist(A− z−1A)) (5.5)
Clock cycle count is a function of the memory and computation cycles as described
in Figure 5.7. The model provides a non-cycle accurate clock cycle estimate to show the
trend in architecture behaviour for varying design space options.
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5.3 Architectural Trends for the Graphics Processor
In Chapter 4, performance issues arose for the graphics processor under the conditions of
low data reuse potential, this is therefore the focus of critical path analysis in this Section.
In particular, the 2D implementation of the decimation case study is a prominent example
of the low data reuse potential characteristic.
Additionally to the critical path analysis, it is desired to explore a subset of the
pre-fabrication customisable options for the system model. The customisable options are
chosen from Figure 5.3(b) to represent specific design space exploration challenges, and to
exemplify step (a) in Figure 5.1(b).
A byproduct of the analysis is an estimate of the actual number of off-chip memory
accesses, in contrast to the minimum numbers calculated in Section 4.6. The motion vector
estimation is used as a case study of this in Section 5.3.5.
To explore the architectural critical paths and demonstrate the system model, this
Section is arranged as follows. In Section 5.3.1, a single processing element (PE) scenario is
first considered to set the scene. The customisable options for multiple processing elements
is then explored in Section 5.3.2. In Section 5.3.3, the distribution of memory access
patterns is analysed. The system model is critiqued in Section 5.3.4. In Section 5.3.5, the
portability of the system model is explored. The implications for alternative homogeneous
multi-processing element architectures are summarised in Section 5.3.6.
5.3.1 System Model with a Single Processing Element
A system model with the setup of a single processing element, as shown in Figure 5.4(a),
and a single execution thread (T̂ = 1) is considered in this Section. This represents the
trivial case for design space exploration and is used to demonstrate a number of challenges.
It is interesting to explore the customisable options of a z-pattern processing order
and the raster scan method. For each scenario the processing pattern (P), on-chip memory
access pattern (C) and off-chip memory access pattern (A) are shown in Figure 5.9.
First note the z-pattern processing patterns (P) in Figure 5.9(a). The z-pattern sub-
divides an input frame into, at different hierarchies, equal sized quadrants. This demon-
strates the spatially local nature of this pattern which is vital for its primary purpose of
rasterisation. Figure 5.9(b) shows the well known horizontal raster scan pattern.
It is observed that for the z-pattern processing order the variation in the required, on
and off-chip, memory addresses is significantly larger than that for raster scan processing.
To quantify this difference for on-chip reads, consider the convolution case study as follows.
For the raster scan method the peak distance between reads for a single output is
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Figure 5.9: Processing Pattern for Decimation and 2D Convolution Case Studies with
a Setup of One Processing Element and a Single Execution Thread (T̂ = 1). Output
Frame Size is fixed at 256× 256 Pixels.
5.3 Architectural Trends for the Graphics Processor 149
nconv rows of an image, where nconv is the convolution size. This equals ∼ 5 × 256 pixel
locations in Figure 5.9(c) as demonstrated by the heavy line. In general the maximum
step size is ∼ nconvNin pixels, where Nin is the number of pixels per row of an input frame.
In contrast, for the z-pattern the peak range of memory accesses for one output is
requests of pixels from opposing quadrants of the input video frame. This equals∼ 2 (2562 )2
pixel locations and is demonstrated in Figure 5.9(c) with steps in excess of 30k pixel
locations between accesses. In general the maximum range is ∼ 2
(
Nin
2
)2
pixels. This is
significantly larger than for the raster method for practical choices of nconv.
For decimation, Figure 5.9(d) demonstrates a similar scenario, for an input frame
size with dimensions s−1x × s−1y times larger than for convolution, where sx and sy are the
horizontal and vertical resizing ratios respectively. The irregular pattern for the z-pattern
occurs because input frame dimensions are buffered up to a power of two.
The off-chip memory access patterns (|A|) for each case study are summarised in
Figures 5.9(e) and 5.9(f). These patterns approximate those for the on-chip accesses as
would be expected. A two to three order of magnitude reduction in the number of on-
chip (|C|) to off-chip (|A|) accesses is observed in all cases. This indicates good cache
performance. The raster access pattern requires the lowest number of memory accesses
(|A|). This is in fact the optimum value for each case study. For the z-pattern, the number
of accesses is within 1.5 times that for a raster scan pattern. The difference is due to the
larger degree of variance in the on-chip access pattern C. A greater variation in memory
address location also correlates with a poor DRAM memory access performance [2].
Due to the large reduction in off-chip memory accesses, the performance for each
choice of access pattern is not bound by off-chip memory accesses. The estimated number
of cycles is 4.06M for decimation and 2.1M for 5 × 5 convolution in both access pattern
scenarios. It is interesting to now consider the extension of these issues to a system model
for the case of multiple threads (T̂ ) and processing elements.
5.3.2 System Model with Multiple Processing Elements
When a system is extended to multiple processing elements (PEs) and multiple concur-
rently live threads (T̂ ), the interactions between the memory accesses from each thread
are significant. To set the scene the equivalent off-chip memory access requirements for a
setup equivalent to the GeForce 6800 GT is shown in Figure 5.10.
The first factor to note is that despite a large degree of multi-threading (T̂ = 1500)
the memory access behaviour for 2D convolution in Figure 5.10(a) remains largely un-
changed. This is attributed to the large degree of data reuse between neighbouring output
which minimises capacity cache misses. For the raster scan pattern the number of off-chip
accesses (|A|) is, in similarity to Figure 5.9(e), the optimum value. That is a total of
5.3 Architectural Trends for the Graphics Processor 150
0 500 1000 1500 2000
0
1
2
3
4
5
6
7 x 10
4
Pattern Position
A
dd
re
ss
 (A
)
 
 
Raster Scan
Z−Pattern
(a) Off-Chip Access Pattern (A) for Convolution
Size 5× 5
0 2 4 6 8 10
x 104
0
1
2
3
4
5
6
7 x 10
5
Pattern Position
A
dd
re
ss
 (A
)
 
 
Raster Scan
Z−Pattern
(b) Off-Chip Access Pattern (A) for 1080p to
480p Decimation
Figure 5.10: Processing Pattern for Decimation and 2D Convolution Case Studies with
a Setup of Four Processing Elements and T̂ = 1500 Computation Threads (Equivalent
to the nVidia GeForce 6800 GT). for a Fixed Output Frame Size of 256× 256 Pixels.
|A| = 1024 memory accesses. The access requirements for the z-pattern in Figure 5.10(a)
mirror those for the single PE case in Figure 5.9(e). An increase is observed in the number
of off-chip accesses (|A|). This is due to conflicting accesses between threads (T̂ ).
A significant change in the off-chip memory access pattern occurs for the decimation
case study in Figure 5.10(b). For both processing patterns an increased number of off-
chip memory accesses (|A|) is required to satisfy on-chip memory access requirements. The
lowest performance is observed for the z-pattern where the number of off-chip accesses is
reduced, from the single PE case, to only an order of magnitude less than the number of
on-chip accesses (|C|). A number of factors influence the increased number of memory
accesses as explained below.
First, the decimation case study has an inherently lower data reuse potential with
respect to convolution as indicated in Table 3.4. For the particular decimation case study
in Figure 5.10(b), the resizing factor is sx = 3, sy = 2.25. This translates to a reuse
potential of 416 to
8
16 . In comparison, for convolution size 5× 5, the reuse potential is 2025 .
The result is that for decimation a greater number of threads require a different cache
line to the previous thread. This scenario increases the likelihood of cache misses. This is
less severe for the raster pattern because the effect is only in a 1D sense (the horizontal
dimension) in contrast to 2D for z-pattern. The raster scenario is effected only by the
horizontal resizing ratio. In contrast, the z-pattern scenario is effected by both horizontal
and vertical resizing ratios due the 2D nature of its cache lines.
Second, the variation in on-chip memory accesses. The choice of a non-power of two
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resizing ratio is shown to make this pattern irregular in Figure 5.9(d). This increases the
likelihood of conflict cache misses. The nature of this increase is subject to the choice of
cache replacement policy. A large multi-threading factor amplifies the effect.
Third, the cache replacement policy is also inefficiently utilised by the presence of a
non-power of two input frame size. In the case of a power of two input frame size each
cache block is utilised approximately equally. A non-power of two input frame makes the
utilisation unequal.
The increase in number of off-chip memory accesses is reflected in the number of clock
cycles per output (CPOmodel). For convolution the number of cycles per output increase
between raster and z-pattern method from 58 to 62. The extra latency for increased
number and variance of off-chip accesses, for the z-pattern method, is predominantly
hidden through the combination of multi-threading and a large number (5 × 5 for the
convolution in Figure 5.10(a)) of spatially local on-chip memory accesses per output.
For decimation, the change in cycles per output between raster and z-pattern methods
is more significant. In this case the raster scan and z-pattern scenarios require 92 and 250
cycles per output respectively. The z-pattern method is off-chip memory access bound
under these conditions. A raster scan processing pattern is advantageous under the case
study scenario of low data reuse potential, this is explored further in Section 5.4.
The customisable options for the system model are now explored. First, performance
for a subset of single pass case study algorithms is summarised. The memory access
requirements of the decimation case study are then explored. The model from herein
implements the z-pattern processing pattern, as used on the graphics processor.
A Performance Summary for Case Study Algorithms
A summary of the off-chip memory access requirements (A) and clock cycles per out-
put (CPO) for nine variants of the case study algorithms is shown in Figure 5.11. The
customisable options explored are the number of processing elements (PEs) and on-chip
memory size. For all tests T̂ = 1500 computational threads are used, which is equivalent
to the GeForce 6800 GT. The key features are summarised below.
The cycle per output count for primary colour correction, convolution and interpola-
tion remains consistent across all memory sizes and number of processing elements.
For primary colour correction the algorithm is computationally bound so this property
is as expected. The number of off-chip accesses (|A|) is the minimum value (1024).
The convolution algorithm was shown in Section 4.6.3 to be limited by on-chip memory
bandwidth. For the setup in Figure 5.11, each memory management unit (which performs
memory accesses for each set of four PEs) has direct access to on-chip memory. This
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Figure 5.11: Performance in Number of Off-Chip Memory Accesses (|A|) and Clock
Cycles per Output (CPOmodel) for Varying Cache Size, Number of Processing Elements
(PEs) and Case Studies (tests with fixed 256× 256 input pixel frame size)
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setup mimics the scenario assumed for the graphics processor in [38]. Therefore the on-
chip memory bandwidth scales linearly with the number of PEs. This explains the equal
clock cycle per output performance across all variants of number of PEs.
A change in the number of required off-chip accesses for 2D convolution is observed for
a cache size of 16 KByte. This is up to a factor of three times variation from 5×5 to 11×11
sized convolutions. In all cases the number of cycles per output remains unchanged. The
increase in number of off-chip memory accesses is effectively hidden by the multi-threading
factor and large number of memory accesses (nconv × nconv).
Interpolation has equivalent or greater data reuse potential (from 1216 to
16
16) than
convolution (fixed at 2025). The cycle per output count is therefore also equal for each
interpolation ratio. This is despite a difference in off-chip memory access requirements of
approximately two times. The multi-threaded computation is again successful in hiding
off-chip memory access requirements. No increase in number of off-chip memory accesses,
for difference cache sizes, is observed for interpolation.
The most significant variations in number of memory accesses and cycles per output
occur for the decimation case study. Whilst 1080p to 720p decimation has a consistent
number of cycles per output across all variants of cache sizes and numbers of PEs the
1080p to 576p case shows more significant variations. This is primarily due to a larger
scaling factor for the 1080p to 576p case. In this scenario, the number of off-chip memory
accesses (cache misses) is significant enough to make the algorithm off-chip memory access
bound. This is highlighted by the significant and proportional reductions in number of
off-chip memory accesses and cycles per output as cache size is increased.
For 1080p to 576p decimation significant differences also occur between different num-
bers of PEs. This suggests that the critical path is the arbitration for off-chip memory
accesses. In the worst case scenario in Figure 5.11(b), performance degrades linearly with
the number of PEs. The off-chip memory access critical path is now explored further.
Case Study: Low Data Reuse Potential in the Decimation Algorithm
To demonstrate the relationship between cache size, number of processing elements (PEs)
and computational threads in greater detail, the decimation case study implementation
on the system model is further explored, as shown in Figure 5.12.
First, varying decimation ratios from Section 4.6.4 are implemented on an initial setup
of 4× 4 PEs and a 16 KByte cache size in Figures 5.12(a) and 5.12(b). As the number of
threads per PE is increased both the number of cycles per output and the number of off-
chip memory accesses increase. This effect is most prominent for larger decimation factors.
It is also observed that as the resizing factor increases, the clock cycle per output trend
adopts increasing similarity to that of the number of memory accesses. This represents
5.3 Architectural Trends for the Graphics Processor 154
0 20 40 60 80 100 120 140
0
0.5
1
1.5
2
2.5
x 104
Number of Threads per PE
N
um
be
r o
f O
ff−
Ch
ip
 M
em
or
y 
A
cc
es
se
s (
|A|
)
 
 
1080p−480p
1080p−576p
720p−480p
1080p−720p
720p−576p
(a) |A| for Varying Decimation Ratios with 4×4
PEs and Cache Size 16KB
0 20 40 60 80 100 120 140
0
50
100
150
200
250
300
350
Number of Threads per PE
Es
tim
at
ed
 N
um
be
r o
f C
lo
ck
 C
yc
le
 p
er
 O
ut
pu
t
 
 
1080p−480p
1080p−576p
720p−480p
1080p−720p
720p−576p
(b) CPOmodel for Varying Decimation Ratios
with 4× 4 PEs and Cache Size 16KB
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(d) CPOmodel for Varying Cache Size for Deci-
mation 1080p to 480p and 4× 4 PEs
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(f) CPOmodel for Varying Number of PEs for
Decimation 1080p to 480p and Cache Size 16KB
Figure 5.12: Performance in Number of Off-Chip Memory Accesses (|A|) and Clock
Cycles per Output (CPOmodel) for Varying Number of Computation Threads per
Processing Element (PE), Model Parameters and the Decimation Case Study (tests
with fixed 256× 256 input pixel frame size)
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the modelled system becoming increasingly off-chip memory bound.
For scenarios where the system model becomes memory bound there are two choices.
First to reduce the number of threads (T̂ ) or secondly to increase cache size. For the worst
performing decimation factor (1080p to 480p) this trade-off is exemplified in Figures 5.12(c)
and 5.12(d). It is observed that as the cache size is increased the number of off-chip
memory accesses, and ultimately the number of cycles per output, decrease sharply. An
approximately linear number of cycles per output is observed when cache size is increased
to 64KByte. Ultimately further factors which are not included in this high level model
affect the performance as cache size is increased, for example, increased cache access
latency.
An alternative method by which to improve performance is to increase the number
of processing elements (PEs). The performance for increasing the number of processing
groups is shown in Figures 5.12(e) and 5.12(f). It is reiterated that the cycle per output
(CPOmodel) count is independent of the iteration level parallelism (number of PEs).
As the number of computation threads increases in Figure 5.12(e), off-chip memory
access requirement (|A|) also increases as observed in Figures 5.12(a) and 5.12(c). An
interesting observation is, however, the change in clock cycles per output (CPOmodel) in
Figure 5.12(f). It is observed that the change is much greater than the proportion of
off-chip memory access increase. This is due to the bottleneck in arbitration for off-chip
memory accesses between the memory management units (MMUs) in Figure 5.4(b). The
difference becomes increasingly substantial as the number of PEs increases, to a factor
of 1.5× between 6 and 8 processing groups. This indicates a significant critical path for
increased number of PEs. In this scenario there is a diminishing return in the number of
cycles per output as number of PEs is increased.
The results above explain the decrease in the input bandwidth figure in Section 4.6.4.
If one refers back to Figure 5.7, as the total number of live threads (T̂ ) at any instance
increases, the number of memory strides taken also increases. For convolution and inter-
polation this scenario is not an issue because the stride length is 0 to 1 pixels. However,
for resizing the stride length is larger.
To summarise the relationship between thread count and memory size, consider the in-
stantaneous on-chip memory requirement for T̂ threads. The limitations on instantaneous
internal memory space requirement (Breq) can be summarised as shown in Equation 5.6,
where R and Nreads are the reuse potential and number of reads from ‘The Three Axes of
Algorithm Characterisation Scheme’, f is a sum over all input frames and T̂ is the thread
count. Number of threads T̂ equals the threads per PE multiplied by the number of PEs.
Breq >
∑
f
(
Nreads + (1−R)T̂
)
(5.6)
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Figure 5.13: Histogram Distribution of the Off-Chip Memory Access Patterns for
Sample Case Study Algorithms
If Breq from Equation 5.6 exceeds the on-chip memory size a large number of off-chip
reads can be expected. Also, as Breq approaches the on-chip memory size, off-chip accesses
increases subject to the choice of reuse heuristic (for the model this is a 4-way associative
cache replacement policy). This effect is exemplified for increasing T̂ in Figure 5.12. A
shift in the graphs is observed for varying number of PEs and cache size as the number of
threads and available memory space change respectively.
5.3.3 The Distribution of Memory Access Patterns
The distribution of the memory access patterns for sample case study implementations,
as formulated in Equation 5.5 are shown in Figure 5.13. These are explained below.
First, for primary colour correction in Figure 5.13(a), the distribution is trivially a
spike at a difference of 64, where 64 is the memory access granularity (cache line size).
The distributions for the remainder of the case study algorithms also show a large peak
at a difference value of 64. This indicates that a large proportion of memory accesses are
sequential in each case, as is desired.
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The locality for decimation is equivalent to convolution, with peaks at equal differ-
ence values. These peaks represent consecutive cache misses in different quadrants of the
input frame. The peaks closer to the origin represent quadrant misses at lower access
granularity. It is noted that the number of accesses is significantly greater for decimation
than convolution, as is indicated by the occurrence axis.
For interpolation, the locality is significantly better than for decimation and convo-
lution. The key factor is the smaller input frame size, as well as, a smaller kernel size,
compared to the convolution example. In addition, an increased data reuse potential, over
each of the decimation and convolution case studies, improves memory access locality.
A higher occurrence of larger differences (higher peaks) for the convolution case study
are due to the larger kernel size of 5×5 pixels with respect to 4×4 pixels for each resizing
case study. The greatest differences occur, for convolution, at a value of 32k. This is
consistent with the largest variations calculated in Section 5.3.1.
Memory access pattern distributions are considered in greater depth in Section 6.4.1.
5.3.4 Limitations of the Model
The analysis of the success of the model takes two parts. First, the results are compared
to the graphics processor performance and subsequently the limitations of the model dis-
cussed. Second, the execution time requirement is analysed.
Comparison with the Graphics Processor Performance
The model performance for the case study algorithms, from Figure 5.9, can be compared
to results for two sample graphics processors as shown in Table 5.1. The model setup is
4× 4 PEs with a 16 KByte cache and thread count T̂ = 1500 (a GeForce 6800 GT).
Over all case studies the results for the model approximate those for the nVidia
GeForce 6800 GT, and follow the trend for the GeForce 7900 GTX. The cycle estimate
is higher than that for the graphics processor because the interface between processing
pattern generation unit, PEs and output buffer is not pipelined, as would be likely for
equivalent components on a graphics processor. In addition, the memory access of a
memory management unit (MMU) is not fully pipelined as explained in point one below.
For the GeForce 6800 GT, the number of clock cycles per internal memory access
(CPIMA) for 2D convolution was measured in Section 4.6.3 to be 2.4. The results for the
model (CPOmodel) range from 290 to 62 cycles per output for convolution size 11×11 and
5× 5 respectively. This results in a value of CPIMA approximately equal to 2.4–2.5. The
model captures the on-chip memory access time of the graphics processor well.
Model implementations of small decimation sizes are also well matched to the per-
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CPOgf6 CPOgf7 CPOmodel
Primary Colour Correction 60 43 63
2D Convolution (5× 5) 41 37 62
2D Convolution (9× 9) 162 144 187
2D Convolution (11× 11) 263 230 282
Interpolation (576p-1080p) 52 47 61
Interpolation (720p-1080p) 53 48 61
Decimation (1080p-576p) 90 84 187
Decimation (720p-480p) 78 68 86
Decimation (1080p-720p) 69 66 75
Table 5.1: Verification of the Model Quoting Cycles per Output for the nVidia
GeForce 7900 GTX (CPOgf7), nVidia GeForce 6800 GT (CPOgf6) and the System
Model (CPOmodel)
formance of the graphics processors. A small overhead in number of cycles per output is
again observed over equivalent GeForce 6800 GT implementations.
An anomaly occurs for decimation size 1080p to 576p. Four potential reasons for this,
and a summary of the key limitations of the model, are as follows.
1. Off-chip memory accesses by multiple threads are not fully pipelined within the
memory management unit (MMU). Whilst the MMU hides memory access latency
from the PEs under good memory access conditions, if memory locality is poor,
which results in a large number of cache misses, the off-chip memory access time is
over emphasised. For large decimation sizes this scenario occurs.
2. The computation model of the PEs does not fully synchronise their execution. Un-
der good memory access behaviour, the PEs are observed to be approximately syn-
chronised due to the locality of accesses between concurrent threads. However, for
implementations where inter-PE memory access locality is poor, for example for the
decimation case study, more cache misses occur than on a graphics processor.
3. The cache size estimate of 16 KBytes may be incorrect. If the double cache size
value is taken then the cycles per output (CPOmodel) reduces to 74. This would
suggest that the cache is larger than originally estimated for similar generations of
graphics processors by [94].
4. Although a latency and delay based model of off-chip DRAM is created, the latency
of the entire interface to the DRAM and finer detail of the DRAM is omitted. The
omitted factors include pre-charge time and latency between graphics processor pins
and memory pins. This results in amplified results for a lower number of threads. If
this latency were modelled then the performance would be degraded.
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Despite the above limitations the model is observed in Figure 5.1 to, under correct
parametrisation, correlate well with the performance of two sample graphics processors.
Execution Time
The required execution time is sensitive to the choice of algorithm and output frame size.
To exemplify, consider the motion vector estimation algorithm which has the slowest
performance on the graphics processor. This can be modelled in one hour and ten minutes
for a 720p input frame size with a setup of 6 processors and a 128 KByte cache size. This
represents performance for a significantly large algorithm. For a reduced output frame size
of 256 × 256 pixels, the modelling time reduces significantly to between 1 and 5 minutes
over all single pass case study algorithms. This frame size is observed to be sufficient for
design space exploration.
It is noted that the model is not optimised for speed. For example, the timing results
are taken with the C++ wrapper and SystemC model running in the visual studio debug
mode. The actual simulation time is therefore expected to be significantly lower than the
times observed above. Despite this, even at a large input frame size of 720p the current
model is sufficient for workable prototyping of design space options.
5.3.5 Case Study: Motion Vector Estimation
The motion vector estimation (MVE) case study has significantly more complex memory
access requirements than the above case study algorithms. To test the portability of the
system model the setup of a GeForce 7900 GTX graphics processor is considered for the
optimised MVE Method 2 implementation (from Section 4.7.2) as shown in Table 5.2.
Data dependence properties of the MVE algorithm are implemented using an array of
pre-computed options from source test data [124]. The setup can be summarised as 24
processing elements, 128 KByte cache and a thread count of 1300 threads.
It is observed that the cycles per output for the model are within a factor of two
times of those for the graphics processor for step 3.1 of the algorithm and within 1.1 times
for steps 3.2 and 3.3. Overall a 1.3 times deviation from the graphics processor results is
observed. One possible reason for the larger deviation from the graphics processor result,
is that reads from three separate input textures in step 3.1. Additionally, the limitations
mentioned above influence the difference between the model and graphics processor.
The number of outputs (|A|) for the model can be compared to the estimated val-
ues for the graphics processor (|Aest|) from Table 4.13, as shown in the last column of
Table 5.2. It is observed that a peak of 1.6 times for step 3.2 the minimum number of
reads (|Aest|) occurs. The minimum is 1.2 times |Aest| for step 3.1, which has the largest
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CPOmodel |A| CPOgf7 |Aest| |A||Aest|
Step 3.1 140 34412 75 28800 1.2
Step 3.2 159 13169 148 8100 1.6
Step 3.3 97 670 95 506 1.3
3x Pass 64509 145032 48533 115200 1.3
Key: Numbers of: cycles per output for model (CPOmodel), off-chip memory accesses
for the model (|A|), cycles per output for GeForce 7900 GTX (CPOgf7) and estimated
minimum possible memory accesses for the GeForce 7900 GTX ((|Aest|))
Table 5.2: Performance Results for the 3-Step Non-Full-Search Motion Vector Esti-
mation Algorithm when Implemented on the System Model
read requirements of all steps. The optimised implementation exhibits a good memory
access performance. Step 3.2, which has the worst performance, has memory access prop-
erty equivalent to a 4× 4 decimation. This type of kernel function is explored further in
Chapter 6.
5.3.6 Implications for other HoMPE Architectures
The customisable options for a system model which is parameterised to represent a graph-
ics processor have been explored above. In this Section, the implications for alternate
homogeneous multi-processing element (HoPME) architectures are considered.
The architecture template for AMD ATI Radeon graphics processors and the GeForce
8 generation of graphics processors is fundamentally similar to the fragment pipeline model
shown in Figure 5.4(b). A large number of processing elements arranged in processing
groups arbitrate for off-chip memory access, through a local memory management unit
(MMU). Each MMU in turn accesses off-chip memory through shared on-chip memory
(cache).
One difference for the Radeon and GeForce 8 graphics processors is that fragment
and vertex pipelines are combined in a unified shader. However, the level of abstraction
in Figure 5.4(b) could equally represent a unified shader, in contrast to only the fragment
pipeline. For 2D video processing, vertex processing requirements can be disregarded
because they are trivially four corner coordinates of the output frame.
The processing elements in the GeForce 8 graphics processors are different from prior
GeForce generations. For example, the GeForce 8 now contains scalar processing elements.
An advantage of scalar processors is a reduction in cycle count through increased processor
utilisation, over a 4-vector processor performing computation on 3-component video data.
This modification is trivial to support in the processing element model in Figure 5.7.
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If the implementations from Section 3.4.1 were directly ported to the Radeon or
GeForce 8 device, using for example DirectX or OpenGL with Cg or glsl programming
languages, a similar performance trend would be observed, with variations due to a dif-
ferent trade-off of number of PEs, on-chip memory size and number of threads. However,
another option is present as detailed below.
Current state of the art AMD ATI Radeon and nVidia GeForce 8 generation of graph-
ics processors have an enhanced and more flexible ‘application mapping’ which is program-
mable through the CTM (close to metal) [8] and CUDA (compute unified device archi-
tecture) [98] programming environments respectively. An immediate advantage is that
off-chip memory accesses can be reduced for previously multi-pass algorithms through
storage of intermediate results in on-chip memory for later reuse. In addition the contents
of on-chip memory can be controlled. This presents an exciting new domain of algorithm
optimisations, for example, the ability to control, within limits, the contents of on-chip
memory may enhance the performance for the decimation case study.
The Cell BE presents a shift from the model adopted in Figure 5.4(b). In addition to
shared global memory a large memory space is local to each processing group. This can
be considered as local to the MMU. However, DMA access can be made between MMUs
over a the EIBTM bus. Processing groups also operate independently which poses further
opportunities for algorithm optimisations.
In general, for alternate homogeneous multi-processing element (HoMPE) architec-
tures the core architecture features in Figure 5.3(b) are consistent, with minor variations.
The key difference is in application mapping characteristics. These include the choice of
address space (local, global and control) and restrictions on PE execution behaviour.
The results in this Section therefore show some of the architectural trends for the core
architecture features which are present in all HoMPE architectures. However, for each
architecture a different application mapping is chosen. This translates to a new algorithm
set of optimisation techniques. Re-parametrisation of the model application mapping
feature set, and choice of algorithm implementation is required to support alternative
HoMPE architectures.
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5.4 Post-Fabrication Customisable Options
From the critical path analysis in Section 5.3, post-fabrication customisable options are
suggested below as an example of step (b) in Figure 5.1(b).
Although a short example of step (c) is provided in Section 5.4.3, a substantial study
of a post-fabrication option (from Section 5.4.1) is left until Chapter 6.
5.4.1 Memory System
A fundamental architectural feature of the system model, and graphics processor, which
results in the decimation case study being off-chip memory bound is the choice of a high
latency memory system with large (8×8 pixel) cache lines. This setup is optimal for large
numbers of localised memory accesses, as common in graphics rendering. However, for
the case of low data reuse potential, a low percentage of the cache line is utilised before
it is displaced from the moderately sized cache. A degree of flexibility within the memory
system is one method under which this limitation could be alleviated. An example of such
a customisation is proposed in Chapter 6.
5.4.2 Processing Group Flexibility
Two factors promote the choice of a processing group (from Figure 5.4(b)) which supports
an increased degree of post-fabrication customisation.
First, multi-threading is identified as a critical path in Section 5.3. With a more
flexible choice of processing group, the memory fetch latency can be hidden through a
customisable pre-fetch heuristic, in substitute of a high thread count. The benefit of a
reduced thread count can be observed in Figures 5.12(a) and 5.12(b), where for a 4 times
decrease in number of threads up to a 4 times performance improvement is observed.
Second, in current generations of graphics processors the sharing of data between PEs
and concurrently computed threads is not supported. A relaxation of this restriction may
reduce the fixed on-chip memory access overhead observed in Figure 4.4. One option is for
input frame pixel data to be distributed to four PEs in one read operation. Alternatively,
for a PE to locally reuse data between computation threads.
For graphics rendering, the above two suggestions are not feasible. However for video
processing, the property that the memory access pattern is well defined pre-execution
enables such optimisations to be considered.
A number of generalised options for increasing the flexibility of a processing group
using reconfigurable logic are discussed in Section 6.1. This includes, at the end of Sec-
tion 6.1, an example where the second constraint from above is relaxed.
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Z-Pattern Raster Scan
Cache Size: 16KB 32K 64K 16K 32K 64K
1080p to 480p 127319 66984 10223 29828 8910 7596
(258) (146) (63) (92) (62) (62)
1080p to 576p 87671 15387 6084 26133 8112 5138
(180) (63) (62) (82) (62) (62)
720p to 480p 29144 6481 6481 15779 12473 3591
(79) (62) (62) (68) (66) (62)
1080p to 720p 12756 3124 3124 13835 4332 2695
(62) (62) (62) (66) (62) (62)
720p to 576p 12347 2770 2770 12967 4783 2568
(63) (62) (62) (66) (62) (62)
Table 5.3: The Number of Off-Chip Memory Accesses and (Clock Cycles per Output)
for Raster Scan and Z-Pattern Processing Patterns and the Decimation Case Study
5.4.3 Flexible Processing Pattern
The comparison in Figures 5.9 and 5.10, of the z-pattern and raster scan processing pat-
terns, suggest substantial improvement in graphics processor performance by changing the
processing pattern. A summary of the performance of each processing pattern and varying
decimation sizes is shown in Table 5.3.
It is observed that for large decimation factors (at the top of Table 5.3) up to four
times reduction in both number of memory accesses and cycles per output is achieved from
using the raster scan pattern. As reasoned in Section 5.3.2, the justification is that conflict
cache misses only occur in the horizontal resizing factor. For the z-pattern approach,
cache lines are in contrast two dimensional. As cache size is increased, the benefit of the
raster scan approach diminishes. This is because the algorithm becomes on-chip memory
access limited under these conditions. For smaller decimation factors, the z-pattern can be
beneficial over the raster scan approach. This occurs when the horizontal resizing factor
exceeds the vertical factor. A vertical raster pattern would alleviate this issue.
The choice of processing pattern is shown to have a significant effect on a subset of
algorithms with low data reuse potential. For graphics rendering the z-pattern is the opti-
mal choice. This therefore presents an option for post-fabrication customisation, to switch
between alternative processing patterns depending on the target application domain. The
mapping from z-pattern to raster scan, and vice versa, requires bit reordering as explained
in Section 5.2.1. In the case of two alternative patterns this is implemented with one
multiplexor and a configuration bit. Therefore, this presents an attractive acceleration
(four times) per unit area (negligible).
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5.5 Summary
In this Section, a systematic approach to design space exploration and a system model
have been presented as a tool to explore the customisable options for homogeneous multi-
processing element (HoMPE) architectures.
The design space exploration approach is based on the commonly used Y-Chart
method [71], with explicit representation of ‘application mapping’ architectural features.
A proposed system model supports the above approach and is parameterised to cap-
ture the basic architecture of a graphics processor. In verification, this model tracks
graphics processor performance with marginally higher clock cycle per output count-for
example, a value of 1.3 times higher for the motion vector estimation case study.
Pre-fabrication customisable options are explored using the system model. The ex-
plored options include number of processing elements, size of on-chip memory and number
of computational threads. The following occurrences of critical paths are highlighted:
Off-Chip Memory Access: For large decimation factors the algorithm is bound by off-
chip memory bandwidth. Cycles per output count increases proportionally to number of
PEs for a 16 KByte on-chip memory size (the estimated value for the GeForce 6800 GT).
On-Chip Memory Bandwidth: For algorithms with high data reuse and number of
memory accesses (e.g. 2D convolution), on-chip memory bandwidth is the critical path.
Multi-threading: For algorithms with low data reuse potential, the performance is re-
duced by up to five times due to cache misses caused by a high number of threads.
Processing pattern: In comparison to the raster scan method, the z-pattern is observed
to be less localised and results in up to four times lower performance (e.g. for decimation).
From the critical path analysis, the proposed post-fabrication customisable options
are to add flexibility to the memory system, processing groups or processing pattern. In a
case study, a change of processing pattern is observed to provide a four-time performance
improvement for a negligible area cost of a multiplexor and configuration bit.
An initial motivation for the design space exploration was to choose an architecture
from high level descriptors [17, 136]. The customisable options in Figure 5.3(b), are a set
of such descriptors from which one can sample the HoMPE architecture design space.
In summary, the questions from Section 5.1 are answered as follows. In Section 5.3, the
trade-offs for pre-fabrication customisations were considered (question 1). The options for
post-fabrication customisation were identified in Section 5.4 (question 2). In Section 5.4.3,
the performance of a processing pattern customisation was shown (question 3).
A detailed study of a post-fabrication customisable option, as an example of the
challenges faced in step c from Figure 5.1(b), is now presented in Chapter 6.
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Chapter 6
Customising a Graphics Processor
with Reconfigurable Logic
IN Chapter 5, a systematic approach and system model was proposed as a novel designspace exploration tool. The tool is used in this Chapter to explore the options for the
post-fabrication customisation of an architecture using reconfigurable logic. The approach
taken conforms to, and is a case study of, stage c of the exploration flow in Figure 5.1(b).
To propose a case study example, the options for customisation are first classified
and reviewed. A novel alternative is then presented. The proposal is a small embedded
reconfigurable logic core acting as ‘glue logic,’ to optimise the memory system performance
of the graphics processor. The motivation for the proposal is developed below.
The memory access requirements of graphics rendering necessitate a graphics proces-
sor’s memory system to be optimised for high-bandwidth localised memory access. Whilst
this is observed to be sufficient for many case study algorithms in Chapter 4, it is observed
that for cases of low data reuse potential, a reduced performance is observed.
A property of video processing, which is not present in graphics rendering, is that the
memory access requirements are well defined pre-execution. This work is the result of an
investigation into how this property may be exploited in a modified graphics processor.
The conclusion is that a reconfigurable engine for data access (REDA) is proposed
as a modification to a graphics processor memory system. A REDA exploits the pre-
determined nature of video processing memory patterns through an algorithm-specific
address mapping. It is transparent for access patterns which are currently well matched
to the graphics processor memory hierarchy. Reconfigurable logic is shown to provide an
attractive platform to support the flexibility, transparency and performance requirements
of the REDA, for an acceptable area cost.
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A REDA is proposed in substitute of pre-fabrication customisations, for example a
change of cache line size, which could alternatively be chosen to improve performance.
The aim is to consider post-fabrication options to improve the performance of current
technology. A REDA is also in exchange of any algorithm optimisation techniques which
may be applied, for example those presented in Chapters 3 and 4, which often incur high
multi-rendering pass, off-chip memory access and instruction count overheads.
It is clarified that the work in this Chapter explores the alternatives for including
reconfigurable logic on the same die as a HoMPE architecture to support post-fabrication
customisation. In some scenarios, for example class (1) in Figure 6.1, the addition of
reconfigurable logic (as an FPGA device) within the same system as, and as a separate
device to, a HoMPE architecture is also a feasible alternative.
The Chapter is organised as follows. In Section 6.1 the alternatives for customisation
using reconfigurable logic are presented. An analysis of poorly performing graphics proces-
sor memory access patterns is presented in Section 6.2. In Section 6.3 the reconfigurable
engine for data access (REDA) is proposed. The improvement from using the REDA is
analysed in Section 6.4. In Section 6.5 the work is summarised.
The contributions of this Chapter are summarised as listed below.
1. A classification of five uses of reconfigurable logic within the architectural design
space of an homogeneous multi-processing element (HoMPE) architecture. The
classification is applied to review related works which propose classifiable uses of
reconfigurable logic. A summary of the challenges posed for using reconfigurable
logic for computation within the architecture is additionally provided (Section 6.1).
2. The proposal of a reconfigurable engine for data access (REDA). This is targeted
at optimising graphics processor performance for memory access patterns which are
not well matched to its memory system (Section 6.3.2).
3. An example application of the REDA is presented as a novel mapping scheme to
improve the performance of identified poorly performing memory access patterns.
The proposal involves a prototype implementation of the REDA on a Xilinx Virtex-
5 FPGA device and the exploration of an embedded reconfigurable logic core. To
explore the embedded core, a synthesisable reconfigurable fabric from Wilton [139]
is used (Section 6.3).
4. The system model from Chapter 5 is used to explore the expected improvements
to the graphics processor memory system. Properties which are explored include
the number and variance of the off-chip memory access patterns. An open-loop test
of the proposed REDA optimisation on a GeForce 7900 GTX graphics processor is
used to verify the proposal (Section 6.4).
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6.1 Reconfigurable Logic in a HoMPE Architecture
In this Section the options for post-fabrication customisation of a HoMPE architecture
using reconfigurable logic are classified. The approach is motivated by an equivalent clas-
sification presented by Todman [133] targeted at hardware-software co-design. Todman’s
classification is inclusive of a single processor coupled in a classified manner to recon-
figurable logic fabric. The advantageous factors of the post-fabrication customisations
suggested in this work, which are shown in Figure 6.1, are as follows.
In contrast to a fixed processor based HoPME architecture, for example the graphics
processor, the inclusion of reconfigurable logic enhances the architectures flexibility. This
makes it adaptable to a wider variety of application domains. For example, it is shown
in this Chapter that a small reconfigurable logic block can improve graphics processor
memory access performance by an order of magnitude for case study examples.
The key advantage over a single reconfigurable logic platform is that the architectural
design space is bound. Put another way, at the core of the architecture is a fixed, or
bounded, datapath onto which an algorithm must be mapped. For application domains
well suited to the chosen architecture the result is a reduced design time. An alternative
reconfigurable platform would typically require the design of a specialised datapath.
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Effect on Level of ‘Shared’
Role Core Type Integration Memory
1 Off-Chip Co-Processor Heterogeneous Low DRAM
2 On-Chip Co-Processor Heterogeneous L2 Cache
3 Local Co-Processor Homogeneous L1 Cache
4 Custom Instruction Homogeneous Registers
5 Glue Logic Homogeneous High –
Table 6.1: A Summary of the Roles for Reconfigurable Logic within a Homogeneous
Multi-Processing Element Architecture
In summary the key benefits of including reconfigurable logic within a HoMPE archi-
tecture are that the application design space is constrained whilst a means for specialisation
to an application domain is supported.
This Section is arranged as follows. In Section 6.1.1, the classification of customisable
options is explained. Prior work which promotes the classified options is reviewed in
Section 6.1.2. In Section 6.1.3, the use of reconfigurable logic for computation is discussed.
A reconfigurable glue logic example follows this Section in Sections 6.3 and 6.4.
6.1.1 The Proposed Classification
The proposed classification of customisable options is shown in Figure 6.1. A summary
of the qualitative level of integration and lowest level of shared memory for each option is
summarised in Table 6.1. Key features are discussed below.
For classifications (1) to (4) the level of shared memory is the key identifier. As the
level of integration increases, the granularity of the separation of tasks between a recon-
figurable logic (RL) element (co-processor or custom instruction) becomes finer grained.
For class (1), different algorithms and video frames may be computed on the RL co-
processor and the HoMPE architecture. In contrast, in class (4) a single instruction from
the assembly code of a processor PE may be accelerated on a RL core.
The scenario in classification (5) presents an alternative use of reconfigurable logic to
classes (1)–(4). That is instead of performing computation on a part or whole algorithm,
reconfigurable logic is used to optimise an architecture in such a manner to improve the
HoMPE’s performance for a given algorithm. This is termed as ‘glue logic.’ An example
of this is the small reconfigurable element proposed in Section 6.3 to enhance graphics
processor memory access performance. This is an exciting new area in which the use of
reconfigurable logic can thrive, more examples of which are detailed in Section 6.1.2.
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6.1.2 Prior Reconfigurable Logic Customisations
A number of key prior works which represent choices in the classification shown in Fig-
ure 6.1 are discussed below.
The literature contains numerous works which promote multi-chip solutions to using
reconfigurable logic and the graphics processor as class (1) co-processors [73,84,90,152].
Moll [90] defines a system called Sepia where an FPGA composites the outputs from
multiple graphics processors. Although the FPGA implements a support function, which
suggests a class (5) use, it ultimately performs a subsection of the target 3D visualisation
algorithm. This makes it a class (1) use of reconfigurable logic.
Manzke [84] combines an FPGA and graphics processor devices on a PCI bus with
a global memory. The goal is to produce a scalable solution of multiple boards which
each contain an FPGA, graphics processor and local shared memory. In Manzke’s work
the FPGA is host to the graphics processor. Conversely for Sepia the graphics processor
output drives the FPGA operation with an additional host CPU [90].
An equivalent setup to [73, 84, 90, 152] for an STI Cell BE is proposed by Schleu-
pen [113], this is also an example of a class (1) use of reconfigurable logic.
The work in [84,90,113,152] can alternatively be considered as a prototype for a single
die solution containing a HoMPE core, FPGA core and shared memory (class (2)).
Dale [34] considers a class (4) approach with the proposal of small scale reconfiguration
within graphics processor functional units. A functional unit is substituted with a flexible
arithmetic unit (FAC) which can be alternately an adder or multiplier. A moderate 4.27%
computational performance speed-up for a 0.2% area increase is achieved. Although the
speed-up is small, this demonstrates the potential of the use of reconfiguration in graphics
processors at the lowest denomination of the architecture.
Two class (5) options are presented by Yalamanchili [153]. First, a self-tuning cache
hierarchy to match the memory access requirement by either turning off portions of the
cache or by rearrangement of the usage heuristic to match functionality. Second, tuning
on-chip interconnects to give larger bandwidth capability to critical paths. This is achieved
through increased interconnect width or clock speed for that architectural portion.
There are also a number of prior works which present equivalent solutions, to those
shown above, for the case of heterogeneous multi-processing element architectures.
Chen et al [25] present the use of reconfigurable logic as a controller in a system-on-
chip environment to implement a configurable VLIW instruction set. The reconfigurable
logic core is used to make a complex system-on-chip appear as a single co-processor to a
host RISC processor. In one instance this may be considered as glue logic as in class (5).
Verbauwhede [137] presents RINGS a ‘reconfigurable interconnect for next generation
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systems’. Three locations for reconfigurable blocks in a network-on-chip scenario are
presented as register mapped (class (4)), memory-mapped (class (3)) and network mapped
(class (2)). The terminology represents the hierarchy at which the reconfigurable logic core
is implemented and in similarity to Table 6.1 the level of shared memory.
Verbauwhede [137] also presents the options for a reconfigurable interconnect arbi-
tration scheme. This can be extended from the 1D bus case to a 2D network-on-chip
arrangement. This is considered to be equivalent to the class (5) scenario.
A run-time management scheme for multi-processor systems on chip is presented by
Nollet [96]. It is proposed that reconfigurable logic may be used to implement a flexible
hardware management unit. This is also a class (5) use of reconfigurable logic.
6.1.3 Computation using Reconfigurable Logic
The results presented in this Chapter exemplify the argument for using reconfigurable logic
as ‘glue logic’ to aid the operation of a HoMPE architecture. There are also significant
motivating factors for using reconfigurable logic for computation in a HoMPE architecture,
for example the arguments presented in [84, 90, 113, 152]. The comparison results from
Chapter 4 provide further significant steps towards the comparison of the use of a graphics
processor or reconfigurable logic core in a case (1) or (2) setup. In particular, how one may
separate, between each device, the computation of video processing algorithms as defined
by the given ‘Three Axes of Algorithm Characterisation’.
A case (3) scenario, for which working examples are sparse, is now considered. The
scenario is to substitute or supplement a PE with a reconfigurable logic core. Key chal-
lenges, particularly issues of scalability to multiple PEs, are discussed below.
For this exploration the reconfigurable logic cores are homogeneously programmed.
This provides significant advantages in the programming model at a cost of flexibility.
Processor based HoMPE architectures have a significant density (area) advantage over
a reconfigurable logic implementation for pure arithmetic functionality. This is exemplified
in Section 4.8.2. To justify the use of a reconfigurable logic core for or within a PE, one
must explore how to exploit the flexibility of reconfigurable logic (RL) core.
To exploit the flexibility of the RL core one must consider the relaxation of one or
more architectural constraints of an architecture such as a graphics processor. One of these
constraints is that no local data reuse is possible between concurrently processed pixels
within a PE. This property is often a key factor in the design of a reconfigurable datapath
for video processing applications. To support this relaxation, the regions of output pixels
processed by each PE, or processing group of PEs, must be tightly controlled. A processing
pattern generation block is suitable for this task. Case study algorithms which may benefit
from such a modification are 2D convolution and histogram equalisation.
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Model GeForce 6800 GT
Original (four pass) 16.3 10.5
Improvement (single pass) 7.5 5.1
Table 6.2: Clock Cycle Count (×107) for the System Model and an nVidia GeForce
6800 GT for an Improved Histogram Equalisation Implementation over an Input
Frame Size of 1280× 720 Pixels
An example of the benefit of localised data reuse in the above manner is explored
using the histogram equalisation (HE) case study as follows.
Consider distributing the generation stage of HE across multiple PEs. For sixteen PEs
this equates to 16 bins in each PE to generate a total of 256 cumulative histogram bins.
Each PE must now access the entire frame of pixels for the full histogram to be computed.
The result for HE calculation is shown in the bottom left quadrant in Table 6.2, in which
the system model from Chapter 5 is used with a setup of 16 PEs and 16KByte cache.
Table 6.2 also shows the implementation of the original four-pass graphics processor
technique on the model for comparison. For a fair comparison, a linear PE model of the
cycle count requirement on a fragment processor, as described in Section 5.2, is maintained
for both model implementations. Therefore the improved method performs conditional
operations and bin accumulations in series.
To verify the improved model implementation a frame sixteen times larger than the
target frame size is rendered on the GeForce 6800 GT. This is used to model memory access
and performance by modelling the compute latency of 16 accumulators on the graphics
processor. In this setup, each input frame pixel may not be accessed by each fragment
pipeline, however, the number of on-chip accesses is accurate and memory access locality
is expected to be equivalent to the modelled scenario. The result is shown in Table 6.2.
The modelled implementation demonstrates a two-fold improvement over the original
method. This is achieved by removing the multiple passes of the original HE design. All
remaining factors are kept constant. The option to exploit parallelism in bin calculation
and conditional statements in a real reconfigurable logic implementation would further en-
hance the performance. These improvements must be traded against any die area increases
of a reconfigurable logic core over a processor based PE.
From herein the focus of the Chapter is on a ‘non-computation’ glue logic based use
of reconfigurable logic within the graphics processor architecture. First, the problem is
defined in Section 6.2.
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6.2 Problem Definition: Memory System Performance
A frequently occurring memory access pattern, for a kernel of a video processing algorithm,
is to access a window of I×J pixels and transform these values in some manner to produce
a single output pixel. A generalised form of the memory access for this kernel is shown in
Figure 6.2. The mathematical formulation is shown in Equation 6.1.
In the terminology of the system model from Section 5.2, the kernel is described as
follows. Each output pixel (Fout(x, y)) represents a step in the processing pattern P and
the tuple (xref + i, yref + j) an address in the on-chip memory access pattern C. The
size of the input and output frames Fin and Fout are Nin ×Min and Nout ×Mout pixels
respectively. It follows that the product Nout×Mout equals |P |, where || is the cardinality.
Ideally one would like Nin × Min to equal |A|, where A is the off-chip memory access
pattern. In this scenario each input pixel is accessed once and only once.
Fout(x, y) =
I−1∑
i=0
J−1∑
j=0
Fin(xref + i, yref + j) (6.1)
xref = (I −Ox)x, yref = (J −Oy)y (6.2)
The input frame (Fin) reference location coordinates (xref , yref ) are a linear function
of the current output pixel location (x, y) as shown in Equation 6.2. For outputs with a
Manhattan distance equal to one, the tuple (Ox,Oy) is the overlap in accessed portions of
the input frame in x and y dimensions. This is shown graphically in Figure 6.2.
Two special cases for Equation 6.2 are where xref = x, yref = y (case A) and where
xref = Ix, yref = Jy (case B). Case A represents maximal overlap of input frame windows
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Figure 6.3: Graphics Processor Memory System Performance Analysis for a Gener-
alised Window Kernel Function for an Input Frame of Size 4096× 4096 Pixels
for neighbouring output pixels. Case B is when there is no overlap of input frame windows.
Examples of case A, case B and the general case are found in 2D convolution, decimation
and motion vector estimation respectively. The performance of the kernel in Equation 6.1
is now analysed to identify the potential for memory access pattern optimisation.
The test setup is as described in Section 4.3. A GeForce 7900 GTX graphics processor
with 512MB of video memory is the test hardware and only the execution time is measured.
The 3-vector byte format is used as is common for video data.
To show relative performance for changes in I, J , Ox and Oy the total number of
memory requests by kernels (|C|) is kept constant (|C| = IJNoutMout). For 2D window
symmetry, I and J are set equal, similarly Ox = Oy.
In Figure 6.3 the results of varying overlap and window size are shown. An initial
window size of 4096×4096 pixels is chosen. This is the maximum texture size of a graphics
processor and is used to show memory access variations most prominently. Paths of the
special cases A and B are highlighted.
For case A the performance is approximately constant over all window sizes. In
contrast, the for case B up to a 70 times increase in time per frame is observed with
increased window size. The performance for case A and B is proportional to the number
of on-chip (|C|) and off-chip (|A|) memory accesses respectively, as explained below.
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To recap from Section 5.2, graphics processor computations are grouped into T̂ thread
batches (subsets of P of size T̂ ) over n processors. It is reasonable to assume that each
graphics processor kernel instruction is executed on each thread (one thread on each of n
processors) in turn to hide memory access and computation latencies. This has the effect
that each (i, j) step of Equation 6.1 is executed over T̂ threads before the next (i, j) step
is executed. This is referred to as simultaneous interleaved multi-threading.
It can be assumed that threads are grouped into 2D blocks of size T̂ . Under this
condition there is a step of I, J in x and y dimensions for neighbouring threads in case
B for a particular value of (i, j). For (i + 1, j) thread block requests are shifted by one
location in x. In Section 5.2, the cache line size was predicted to be 8 × 8 pixels and
cache size S to be 128 KBytes (for a GeForce 7900 GTX). It is seen that for large T̂ cache
‘thrashing’ can occur if cache size S is less than 3T̂ (I × J). For large T̂ (for example 1300)
the equality is broken. As I, J increases, the cache ‘thrashing’ effect amplifies as is shown
for case B in Figure 6.3. For window sizes less than that required to break the above
equality, reduced performance also occurs. This is due to a decrease in on-chip memory
access locality and a greater frequency of occurrence of compulsory cache misses.
For case A, cache ‘thrashing’ does not occur because the memory requests of neigh-
bouring threads are in consecutive memory locations. Case A is performance limited by
the number of memory requests (|C|), a constant in Figure 6.3.
For the general case of Equation 6.2, an interesting feature of Figure 6.3 occurs at
the point where the non-overlapped window portion (I −Ox) equals eight. This is where
memory access steps are equal to the predicted dimensions (8 × 8 pixels) of graphics
processor cache lines. Considering the analysis for case B, this is where each thread
request pixels from a different cache line. This is shown in Figure 6.3 by a peak in time
taken per frame. The remainder of the surface shows a trend between the two extremes of
cases A and B. The contours where the value of I−Ox is constant have equal performance.
Cache performance is approximately consistent under these conditions.
In summary, case A exhibits a memory request pattern which makes optimal use of
the graphics processor cache. This is therefore the scenario under which no memory access
optimisation is required. Case B represents a situation where cache use on the graphics
processor becomes more inefficient with increased window size. Significant degradation in
performance, from the case A trend, is also observed in the general case. The focus of
memory access optimisations must therefore be on non-overlapping (case B) or partially
overlapping (general case) windows from Equation 6.1. This observation is consistent with
the initial motivation of an observed reduction in input memory bandwidth performance
for the decimation and motion vector estimation case study algorithms.
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6.3 A Reconfigurable Engine for Data Access
A conceptual representation of the graphics processor memory system is shown in Fig-
ure 6.4. The reconfigurable engine for data access (REDA) is inserted into the memory
system as shown in dashed line boxes.
It is important to note the similarity between the diagram in Figure 6.4 and the system
model in Figure 5.4(b). The representation in Figure 6.4 is equivalent to the system model
with a greater emphasis put on memory system features. With small modifications the
system model from Figure 5.4(b) can be used to prototype the behaviour of the modified
graphics processor memory system in Figure 6.4.
To describe the modified graphics processor memory system, this Section is arranged
as follows. Graphics processor memory system features necessary to the understanding
of the REDA are explained in Section 6.3.1 (for further detail the reader is referred to
Section 5.2). In Section 6.3.2 the REDA architecture is described. The proposed memory
address mapping is presented in Section 6.3.3. In Section 6.3.4 a reconfigurable logic proof
of concept implementation is described. A small reconfigurable logic core, suitable for
embedding within a graphics processor, is considered in Section 6.3.5.
6.3.1 The Graphics Processor Memory System
The graphics processor memory system can be interpreted as a set of read and write
clients, where each client arbitrates for video memory access through a shared memory
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channel. The memory accesses (A) from the graphics processor cache ‘read clients’ are the
focus of this work. A graphics processor has multiple cache blocks of quantity equal to the
number of processing groups [108]. For the GeForce 7900 GTX, this is six shared cache
blocks. The ‘other clients’ which arbitrate for access to video memory include output
buffers, rasterisation and vertex processing pipeline stages. In the setup considered here
the REDA module has minimal to no impact on the ‘other clients.’ The memory access
behaviour of the ‘other clients’ can therefore be omitted from the model because this is a
constant factor between the original and modified memory system.
The memory access pattern (A) order, output from the cache, is determined by four
factors: processing pattern (P ), cache scheme, graphics processor kernel multi-threading
(T̂ ) and the memory request order of a kernel function. Key attributes in the relationship
of these factors are summarised below.
A graphics processor kernel is executed in multiple threads across multiple processing
elements [108]. This multi-threading serves two purposes: to keep processor execution
pipelines full; and to hide off-chip memory access latency. Ultimately the choice of graphics
processor kernel and number of threads (T̂ = 1300) determines the memory request order
(C). In turn the graphics processor cache properties (estimated at 8×8 cache lines, 4-way
associative and 128 KByte size for a GeForce 7900 GTX) determines the video memory
access pattern (A) from cache requests (C).
The processing pattern P is assumed to be a z-pattern [109].
A typical choice of video memory is GDDR3 DRAM which has a trend of high latency,
large bandwidth and decreasing memory access granularity [2]. A product of this is that
systems which include DRAM memory are becoming increasingly sensitive to memory
access locality. For a typical GDDR3 DRAM module the DRAM burst length B (access
granularity) equals four [111].
It is assumed in this work that a cache miss results in the request of an entire cache
line with consecutive addresses of granularity burst length (B = 4 in this example). In
practice, partial cache line reads may be supported, as observed in Figure 5.8. This
scenario would also be adequately supported by the REDA module.
Video memory and the Host are the only blocks in Figure 6.4 which are ‘off-chip’
from the core graphics processor functionality.
6.3.2 Outline of the REDA Architecture
The REDA is added to a graphics processor memory system as shown in Figure 6.4. A
single REDA block is required for each cache block. The key blocks are address mapping,
buffering and control. A mapping R must be chosen to optimise the cache behaviour of
the graphics processor. If one considers the the optimisation goals in Section 5.2.2, the
6.3 A Reconfigurable Engine for Data Access 177
Kernels
(PEs)
0

M
em
o
ry
 C
h
an
n
el
texture
ID
Cache
AG
B
u
ff
er

Address
Mapping
Control
RB
Select
A
R(A)
24 24
texture
ID
C
REDA
Figure 6.5: REDA Architecture Description
aim is to minimise the number (|A|) and variation of off-chip memory accesses.
Figure 6.5 summarises a detailed description of the REDA architecture. The buffering
and control blocks handle data rearrangement into cache lines and the choice between
alternative address mapping schemes for multiple input textures (frames). A proof of
concept case study of a single texture input is assumed in this work. Further, a one to
one address mapping with DRAM burst length granularity reordering is applied. In this
scenario the texture ID signal is a constant and only one address mapping is applied. This
makes the design of buffer and control block designs trivial. The implementation detail
therefore focuses on the address mapping block which is the critical path.
The key requirements are that the REDA implementation must be:
1. High speed to match graphics processor core clock frequency of range 430 to 650 MHz
on the GeForce 7 generation of graphics processors [100].
2. Adaptable to different mapping schemes. This includes the mappings specified in
Equations 6.3 to 6.6.
3. Transparent for already optimal access patterns.
4. Low latency to have minimal impact on the already large off-chip DRAM latency.
Reconfigurable logic provides an efficient platform to support the flexibility demanded
by requirements 2 and 3. Requirement 3 is achieved by default, with a small datapath
delay, through the choice of a customised routing of only wire interconnects under the con-
dition of already optimal access patterns. The satisfaction of all of the above requirements
is analysed and justified in Section 6.3.4.
Memory access optimisation requires two stages. Firstly, to apply an address mapping
(R) between the graphics processor cache and address generator. Secondly, to compensate
the reverse mapping (R−1) is applied to the request pattern of kernels. For data continuity
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Figure 6.6: A Representation of the Address Space for the Proposed Mapping Scheme
the mapping Rmust be an invertible function. A choice of R to optimise poorly performing
access patterns from Section 6.2 is now presented in Section 6.3.3.
6.3.3 Memory Address Mapping
To demonstrate the purpose of the REDA module an address mapping (R) for case B (non-
overlapping windows) is proposed. This is then extended to the general case of partially
overlapping windows. To avoid repetition only mapping R is defined. The reverse mapping
R−1 is calculated by inverting Equations 6.6 and 6.8.
The proposed mapping is to translate a fixed stride length of memory accesses to
consecutive memory addresses. This is performed with respect to the target reduction
size (I, J) and a threading factor (T ). To maintain the video memory granularity bursts
of
√
B ×√B pixels remain in sequential order.
For the case B memory access pattern the address space is shown in Figure 6.6, where
each coloured square represents a block of
√
B×√B input frame pixels. The address space
is shown as would be observed when looking from the graphics processor kernels to the
cache in Figure 6.4. A small and a large example of the original (Figures 6.6(a) and 6.6(c))
and mapped (Figures 6.6(b) and 6.6(d)) address space is shown. In the small and large
examples the accesses for four and sixteen outputs are shown respectively. Each output
requires the access of an I×J block of input frame pixels (one pixel of each colour/shade).
In the example in Figure 6.6 the threading factor is T equal to four. It is observed
that when the number of outputs exceeds the threading factor T , for example in the large
example, the pattern for I
√
T × J√T input frame pixel addresses (the small example) is
replicated in the x and y dimensions.
The REDA block mapping from a requested address (xaddr, yaddr) in A to the memory
access address (xmap, ymap) in R(A) is defined in Equations 6.3 to 6.6 for xmap, where mod
and b.c are the modulo and floor operators respectively. The value √T is the threading
factor in x and y dimensions. Note that the threading factor (T ) for the REDA mapping
is different to the number of graphics processor threads (T̂ ) mentioned previously.
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xb = xaddr mod
√
B (6.3)
x′ = (xaddr − xb) mod I
√
T (6.4)
x′′ =
√
Bb x
′
√
B
√
T
c, x′′′ = b x
′
√
B
c mod
√
T (6.5)
xmap = I
√
T bxaddr − xb
I
√
T
c+ x′′ + Ix′′′ + xb (6.6)
An equivalent relationship to that from xaddr to xmap, in Equations 6.3 to 6.6, can be
formulated for yaddr to ymap by substituting variables J and yaddr for I and xaddr.
The generalised mapping requires small modifications to Equations 6.4 and 6.6 as
shown in Equations 6.7 and 6.8. The window dimension I is substituted with I ′ = (I−Ox).
The mapping for ymap is similarly generalised, where J ′ = (I −Oy).
x′ = (xref − xb) mod I ′
√
T (6.7)
xmap = I ′
√
T bxaddr − xb
I ′
√
T
c+ x′′ + I ′x′′′ + xb (6.8)
In both scenarios the tuples (I, J) (case B) and (I ′, J ′) (general case) are the predicted
(x, y) dimension stride lengths between memory accesses from neighbouring threads. This
is as explained in Section 6.2. The mapping presented above attempts to reduce this stride
length to a stride of (
√
B,
√
B) pixels.
6.3.4 Reconfigurable Logic Proof of Concept
It is assumed that in the address generator (AG) in Figure 6.4 a memory address is formed
from an (x, y) coordinate and a texture identifier (ID). Since the maximum texture size is
4096× 4096 pixels, each x and y coordinate can be represented with 12-bits.
Although the above mapping appears complex, its implementation in reconfigurable
logic is efficient. The design can be simplified to bit manipulation for the special case when√
T , I, J are powers of two and
√
B is chosen such that
√
B = 22i, where i is a positive
integer. If one considers the x coordinate, the bit rearrangement is shown in Equation 6.9,
where m = log2(I)+ log2(
√
T ) and b = log2(
√
B). The original x coordinate bit vector is
shown in Equation 6.10, where x11 is the most significant bit.
xmap = x11..xmxlog2(I)..xbxm−1..xlog2(I)+1xb−1..x0 (6.9)
x = x11x10x9x8x7x6x5x4x3x2x1x0 (6.10)
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√
B
√
T I XtremeDSP Slices Latency
2 16 6 1 32 8
2 32 10 1 34 8
4 16 16 0 7 1
Table 6.3: Resource Usage and Latency for Variants of the REDA Block when Imple-
mented on a Xilinx Virtex-5 Device
If window size I, J is not a power of two then the implementation is more complex.
Parameter
√
T can be controlled to be a power of two and
√
B is often a power of two
because it matches DRAM burst length. Cases where I√
B
is integer are considered here,
however, in general any value of variable I, J,
√
T ,
√
B can be implemented.
Prototype mappings implemented on a Xilinx Virtex-5 xc5vlx30 device have the re-
source usage and latency shown in Table 6.3. It is clarified here that the Virtex-5 is used
only as a prototype platform. The proposal is of a small embedded reconfigurable unit to
be included in the graphics processor architecture.
The latency of the design is 1 cycle for the case in Equation 6.9 and 8 cycles when I, J
are non power of two values. The minimum clock period, for non-power of two I, J values,
is 1.422 ns (taken from post place and route results in Xilinx ISE 9.1i). This suggests
that the specified maximum DSP48E speed of 550 MHz is achievable. For a small and
specially designed, in-system, reconfigurable unit it is reasonable to predict that a higher
clock speed is possible.
6.3.5 The Requirements for the Embedded Core
The Virtex-5 FPGA prototype from above provides an estimate of the achievable speed
and resource requirements for implementing the REDA module in reconfigurable logic.
However, the prototype can only provide limited detail on the area requirement and prac-
ticality of implementing a small scale reconfigurable block within a graphics processor. To
explore these additional factors, work by Wilton [139] is considered.
In [139], Wilton proposes a synthesizable datapath-oriented embedded FPGA fabric.
This fabric is targeted specifically at small embedded circuits with a pre-specified dataflow;
it is therefore a good match to the REDA. The requirements for a design to be mappable
to Wilton’s fabric are that the input and output bit-widths are known at synthesis time.
For the REDA, the I/O is a pre-determined bit-width of 12 bits for x, y coordinates.
The functional components in Wilton’s fabric are implemented asD word-blocks, each
with N bit-blocks [139], where N is the fixed bus bit-width. Other parameters include
the number of feedback registers required, constant registers (needed for mask operations)
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Figure 6.7: Component Level Diagram of the REDA Module with Non-Trivial Com-
ponents Labelled A–H (where b = log2(
√
B) and t = log2(
√
T )))
Component Input A Input B Notes
A 12− t 12 assumes t > b else Input A is 12− b bits
B 24− t 12 the prototype uses the DSP48 block adder
C† t+ 1 4 assumes maximum unsigned multiply of 16
D 12− t 12− b
E t+ i− b+ 1 b minimises to a concatenation for I > √B
F† 12− t 4 assumes maximum unsigned multiply of 16
G t+ i+ 1 i+ b
H t+ i+ 1 t+ i+ 2
† Can also be implemented as one or more adder operations
Non-constant coefficient components are highlighted in Bold Type
Key: i = dlog2(I)e, t = log2(
√
T ) and b = log2(
√
B)
Table 6.4: Input Bit-Widths for Key REDA Block Components
and a control block. Each parameter is a pre-fabrication customisable option.
A limitation of Wilton’s fabric, which is important to this work, is that operations
are performed on buses as a unit of N -bit functions. This setup makes bit-wise operations
challenging. However, this limitation can be overcome with the use of mask functions.
The cost is the consumption of one word-block and one constant register [139].
The REDA block, as implemented in the prototype, is shown in Figure 6.7. The
input bit-widths of key components are detailed in Table 6.4. A proposed mapping of the
REDA to Wilton’s fabric (by word-blocks) augments Figure 6.7. The key attributes of
this mapping are explained below.
The datapath is assumed to be a fixed bit-width (N) of 12 bits to match the (x, y)
coordinate dynamic range. In practice smaller buses may be used for some interconnects
but this setup provides a worst case scenario.
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A divide by I operation is the most complex function to be performed. For the
prototype design, a multiplier and adder from a Xilinx DSP48 block are utilised for this
operation. The adder is used to apply a small and pre-determined dither value (Idither)
post multiply to ensure correct rounding at the floor operation stage. For the maximum
dynamic range of the input (xaddr) and for case study values of I, a 12-bit constant input
to the multiplier and adder is sufficient to maintain full accuracy after a floor operation.
This logic is supported in Wilton’s fabric as follows. An N -bit word-block is replaced by
an N -bit hard core multiplier, this is assumed to be of equivalent die area in [139]. The
adder requires two word-blocks because of the (24− t)-bit input from the multiplier. An
extra pipeline delay is potentially required here to maintain a high clock rate.
Components C and F are a constant multiply operation. These can be implemented
as one, or in some cases two, addition operations with shifted inputs. The requirement
is therefore a maximum of four word-blocks for both operations. Alternatively, a further
two hard core multipliers could be added in place of two word-blocks. This reduces the
flexibility of the core for future mapping schemes but reduces the area requirements.
The four non-constant addition operations (D, E, G and H) each require one word-
block to implement. This is because the maximum bit-width of their respective inputs is
12 bits. This reduces further in practical scenarios where t > 0 (or T > 1).
Two more groups of circuit components are highlighted in Figure 6.7 to calculate x′′
and x′′′. These represent components which require bit-wise operations. It is assumed that
each of these operations may be combined within one word-block as a mask operation.
This setup also requires an additional input from a constant register as mentioned above.
In total, 8 word-blocks, 3 multipliers and 2 constant registers are required to imple-
ment the circuit in Figure 6.7. An equivalent parametrisation in [139] with key parameters
of a fixed bit-width of 16 bits, 12 word-blocks, 4 multipliers and 2 constant registers would
over-satisfy these requirements.
The die area requirement for this core in a 130 nm process is 0.363 mm2 [139]. For
the GeForce 7900 GTX graphics processor, the process technology is 90 nm so this figure
is an overestimate by up to 1.4 times. Regardless, the required area as a percentage of
the graphics processor die size (220mm2) is 0.18%. For two blocks (required for x and
y co-ordinates) the total is 0.36% for one REDA. If there are six cache blocks (as in the
GeForce 7900 GTX) the total requirement is 2.16% of graphics processor die area.
A smaller die area is expected if optimisations to the above liberally chosen architec-
ture were made. However, the estimates presented here are sufficient to justify that for
the order of magnitude performance improvement observed in Section 6.4, an area penalty
of approximately 2% for the REDA is a reasonable trade-off to make.
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6.4 The Performance Gain from the REDA Module
In this Section the performance gain from including the REDA in a graphics processor
memory system is analysed. First, the system model described in Section 5.2.1, with
the enhancements presented in Section 6.3, is used to model the improvement in off-chip
memory access behaviour (Section 6.4.1). Second, an ‘open loop test’ graphics processor
implementation is analysed (Section 6.4.2). This verifies the performance gain.
6.4.1 Analysis using the System Model
For the analysis presented in this Section a 16 processing element system model is imple-
mented. An input frame size of 512 × 512 pixels is used with model parameters T̂ and
S chosen, as detailed below, to provide a representative example of a graphics processor
system. The model can be tailored to a specific graphics processor architecture through
a given set of model parameters. From here, references to memory reads without further
clarification refer to ‘off-chip’ memory accesses.
Choice of Model Parameters
For the memory access patterns in Section 6.2 the off-chip memory access behaviour of the
graphics processor is determined by the relationship between number of threads (T̂ ) and
cache size (S). This relationship is shown for sample values in Table 6.5. It is observed
that the cache space required to reduce the number of off-chip memory reads increases
approximately linearly with number of threads (T̂ ). This scenario is equivalent to that
observed in Equation 5.6.
For the results below a cache size of 16 KBytes and number of threads equal to
T̂ = 128 is chosen. Both factors are approximately 10 times less than those predicted
for the nVidia GeForce 7900 GTX. Due to the linear relationship above, this setup can
be considered to be representative of the performance issues associated with the graphics
T̂
S 16 32 64 128 256
16 KByte 256 16384 16384 16385 16385
32 KByte 256 256 16384 16385 16385
64 KByte 256 256 256 15344 16384
128 KByte 256 256 256 256 16384
Table 6.5: Number of Memory Reads |A| (in KPixels) for Number of Threads (T̂ )
versus Cache Size (S) for a Fixed Window Size, where I, J = 16 and Ox, Oy = 0
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Figure 6.8: Number of Memory Reads |A| (Solid Line) and Optimal Number of Mem-
ory Reads (Dashed Line) for Window Size versus Overlap
processor. By fixing the number of threads at T̂ = 128 it is ensured that the number
of threads, which are being concurrently processed at one time instance, does not exceed
target frame size (512I × 512J pixels) for window sizes (I × J) up to size 16× 16 pixels.
Analysing the Number of Memory Accesses
To analyse the number of off-chip memory accesses the model is firstly implemented with-
out the REDA module. This setup is used to explore the performance issues for the
original system as mentioned in Section 6.2. Secondly, results when including the REDA
module are shown to highlight the benefits over the original system.
Figure 6.8 shows the change in number of memory accesses |A| for varying window
size and overlap. An optimum scenario for a perfect cache performance is shown as a
dashed line for each window size. It is observed that the optimal number of memory
accesses decreases with increasing overlap size. This factor is due to the requirement of
an equal number of on-chip memory accesses (|C|).
For window sizes below 6 × 6 pixels, and larger windows with a degree of overlap
equal to or greater than (I − 3)× (J − 3) pixels, the number of off-chip reads follows the
trend of the optimal value. In the case of 12× 12 and 16× 16 window sizes, the decrease
in the number of off-chip memory accesses only occurs beyond an overlap of 8× 8 pixels.
This is expected due to a cache line size of 8× 8 pixels.
The pattern for the reduction in memory reads for the 16 × 16 pixel window size
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Figure 6.9: Number of Off-Chip Memory Reads |A| for Threading Factor (T ) versus
Window Size for a Memory Access Granularity of one (B = 1)
beyond an overlap of 8× 8 pixels is identical to that for an 8× 8 pixel window size. This
is because the memory step (I −Ox) between threads, explained in Section 6.2, is equal.
An identical trend is observed for the 12×12 window size. Fragments of the 8×8 window
trend are observed for window sizes less than 8 × 8 pixels. This behaviour is concurrent
with the equal contour values (where I −Ox is constant) in Figure 6.3.
The system model including the REDA is now considered. For the results that follow
only the special case B of non-overlapping windows is considered. This setup is a valid
representation of all the memory access behaviour because of the following observation.
Graphics processor performance results in Figure 6.8 and later in Figure 6.13 show
that the case for variable degrees of overlap exhibits equivalent performance figures to a
non-overlapping window equal to (I −Ox)× (J −Oy) pixels.
The key factors to explore are the effects of varying the threading factor (
√
T ) and
DRAM burst length (B) on memory access behaviour for case study window functions.
In Figure 6.9, the relationship between threading factor and window size is shown.
The best case is a 60× reduction in memory accesses for the 16 × 16 pixel window size.
For a small value of threading factor of T = 8, a large reduction in number of off-chip
accesses (improvement in cache performance) is observed.
The results in Figure 6.9 consider a perfect scenario where the memory access granu-
larity (burst length) is equal to one. In the general case (and for actual graphics processors)
the granularity is greater than one. The relationship between threading factor (T ) and
memory access granularity (B) is exemplified in Table 6.6. It is observed that as B in-
creases the required threading factor, to reduce the number of off-chip memory accesses,
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√
T
√
B = 1
√
B = 2
√
B = 4
√
B = 8
1 16385 16385 16385 16385
2 4097 4097 4097 16385
4 1027 1027 4097 16385
8 272 260 257 16385
16 272 260 257 16385
Table 6.6: Number of Off-Chip Memory Reads |A| (in KPixels) for Threading Factor
(T ) versus Memory Access Granularity (B) for a Fixed Window Size of 16× 16 Pixels
increases. The table therefore shows the proportions of
√
B and
√
T that are required to
overcome cache ‘thrashing’. For
√
B = 8 no improvement is possible. This is the scenario
where the granularity equals the cache line size and therefore no optimisation is possible
by default. In practice one makes a choice of off-chip memory based on a trade-off between
memory access granularity B (flexibility) and peak bandwidth (speed).
An Analysis of the Variation in Memory Accesses
It is observed above that the total number of memory reads is reduced from the inclusion
of the REDA module. However, the memory access granularity (burst length) is also
reduced from the cache line size of 8× 8 pixels (in the original system setup) to a factor
of B when the REDA is included. This is a potential limitation of the REDA, because
it should translate to a reduction in the locality of memory accesses. In this Section
the effect of changing burst length (B) and threading factor (T ), on the distribution of
memory accesses is analysed. Figures 6.10 and 6.11 show the relationship for varying B
and T respectively. In both cases, the window size is fixed at the worst case scenario
of 16 × 16 pixel windows, and the non-varied parameter (T or B respectively) are held
constant (at a value of T = 256 and B = 4 respectively).
Figure 6.10 shows the distributions of the original system, in Figure 6.10(a), compared
to variations of
√
B, in Figures 6.10(b) to 6.10(d). In all cases a histogram is taken of the
difference between consecutive memory reads (in the set A), as detailed in Equation 5.5.
Each histogram is shown as a fraction of total number of memory accesses |A| in the given
system setup. This arrangement represents the percentage of each difference in accesses.
A large peak at address difference at the origin on all plots exceeds the range of the y-axis,
and is approximately equal to one in all cases. This setup enables the small variations in
off-chip accesses to be represented clearly. It is reasonable to assume that the variations
shown here correlate to the average off-chip memory access performance.
The first observation from Figure 6.10 is that the distribution for the original system
shows significantly higher peaks than for the REDA optimised block. This would initially
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Figure 6.10: The Memory Access Behaviour of the System Model for Fixed Thread-
ing Factor (T = 256) and Window Size (16 × 16 Pixels). Results Show Variations in
Distribution Adist ((a)–(d)), Pattern ((e)–(h)) and Memory Access Granularity (B)
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be interpreted as contravening the initial expectation that the distribution should increase
when including the REDA. The justification for the larger deviation in the original system
case is shown through plotting the respective access pattern to each distribution in Fig-
ures 6.10(e) to 6.10(h). A cache thrashing behaviour is evident for the original system in
Figure 6.10(e). This justifies the large peaks in Figure 6.10(a). For the REDA implemen-
tations the distribution becomes less varied as the value of B is increased. This is intuitive
because the memory access granularity, and hence the number of memory accesses which
occur consecutively, increases with B. It is observed that for minimal memory access
distribution it is optimum to set the granularity at B = 16.
A downside of the REDA is observed in Figures 6.10(f) to 6.10(h). Greater memory
steps (of the order of five times in the example shown), than the original system case,
occur infrequently. This is represented in the distribution plots with a greater range of
the x-axis and very small peaks beyond a difference value of −6× 104. These occurrences
are a very small fraction of the total number of memory accesses, and are expected to be
amortised by the otherwise good memory access performance.
It is also interesting to consider the effect of increasing the value of threading factor
(T ) on the memory access distribution. This scenario is explored in Figure 6.11. Again the
distribution plots, in Figures 6.11(a) to 6.11(d), can be compared to the memory access
patterns, in Figures 6.11(e) to 6.11(h).
For the scenario where T = 4 the distribution follows that for the original system dis-
tribution in Figure 6.10(a). Under this scenario the cache thrashing behaviour is observed
to be apparent in Figure 6.11(e). The total number of memory accesses is reduced by a
minimal factor of three times (from Figure 6.10(e) to Figure 6.11(e)) in this case.
As T is increased in Figures 6.11(f) to 6.11(h) the cache thrashing behaviour is di-
minished. Beyond T = 64, the number of memory accesses does not reduce further.
At this point the maximum variance is also within the range of the original system in
Figure 6.10(a). Larger peaks occur away from the origin in Figure 6.11(c) than in Fig-
ure 6.10(a). This behaviour is due to a reduction in the total number of accesses, this
makes the cache misses between quadrants of the input frame more apparent.
The memory access variance behaviour of the system including the REDA can be
improved further with additional increases in T beyond T = 64. For a value of T = 256 in
Figure 6.11(d), the large peaks observed for T = 64 away from the origin do not appear
and the occurrence of all other peaks is diminished. The cost factor for this is that the
maximum variance is increased. As reasoned above for the variable B case, this is expected
to have minimal impact on overall performance.
Whilst a value of T = 64 is observed to be sufficient for decreasing the number of
memory accesses, when one considers the variance in memory accesses an increase to larger
values of T , for example T = 256, is beneficial.
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Figure 6.11: The Memory Access Behaviour of the System Model for Fixed Memory
Access Granularity (B = 4) and Window Size (16×16 Pixels). Results Show Variations
in Distribution Adist ((a)–(d)), Pattern ((e)–(h)) and Threading Factor (T )
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Figure 6.12: Graphics Processor Performance (in milli-seconds) for Threading Factor
(T ) versus Window Size (I × J) for Fixed Memory Access Granularity B = 1
6.4.2 Enhanced Graphics Processor Performance
Whilst the above results predict impressive performance gains for the proposed system, it
is desirable to verify the improvement with a prototype on a graphics processor.
For an open loop test, the address mapping (R) can be pre-computed and stored in
video memory. For fixed variables (I, J,Ox, Oy, T and B) the graphics processor on-chip
cache behaviour will be equivalent to a system which includes the REDA module.
The reverse mapping R−1(.) is implemented in graphics processor kernels. The proces-
sor cycles required to compute the reverse mapping may be considered as free due to the
high ratio of memory accesses (I × J) to compute instructions.
This setup provides a proof of concept test for the mapping R and an upper bound
on performance benefits. The results are an upper bound because although the number of
memory accesses |A| is equal, the access pattern of the proof of concept test has a greater
number of sequential accesses. This is because requests still occur in full or partial cache
line reads to 64 pixel cache blocks, in contrast to B cache blocks in the proposed system.
The experimental setup is as described in Section 6.2.
The scenario of non-overlapping window functions is first explored. This verifies
the performance gains predicted in Section 6.4.1. The similarity in the performance for
overlapping windows, to the non-overlapping case, is then shown.
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Non-Overlapping Window Functions
Figure 6.12 shows results for varying window size I, J and threading factor T , with no
overlap (i.e. Ox, Oy = 0) and a memory access granularity of one (B = 1).
For an increased threading factor T , the time taken per frame reduces sharply, and
even for a small value of T = 16, the performance improvement is significant.
Local minima are observed, for all I, J , when the threading factor is a power of two
(i.e.
√
T = 2n). These are choices of T where cache performance is superior. This
observation justifies the choice of T as a power of two in Section 6.3.4.
The optimal choice of threading factor T varies with window size I, J . For example,
for I, J equals 16 and 8 the optimum values of T are 64 and 256 respectively. In the
proposed system the optimum value of T is likely to vary from the values shown here.
This is subject to the variance in memory access patterns as mentioned above.
The maximum performance improvement observed in Figure 6.12 is twenty times
for a window size of I, J = 16. For window sizes down to 4 × 4 pixels the performance
improvement remains significant at a value of 2 to 12 times.
For the results shown above the memory access granularity is assumed to be B = 1.
In practice this value is higher (B = 4 for a GDDR3 RAM module [111]). Graphics
processor performance for increasing memory access granularity B is shown in Table 6.7.
As the granularity B is increased, the degree to which performance can be optimised with
the proposed mapping scheme reduces. For
√
B = 2 (current DRAM granularity) this
reduction is marginal and a twelve times performance improvement is observed. This is
encouraging for the proposed REDA optimisation scheme.
The reasoning for the reduction in the performance improvement as B is increased is
as follows. Although the number and variance of off-chip accesses is reduced for increased
B, the on-chip memory access behaviour is compromised. The steps between on-chip
memory accesses, under the optimised scheme, increase with the granularity B. This is
currently an unavoidable limitation of graphics processor technology which is optimised
√
T√
B 1 2 4 8 16 32
1 70.5 45.5 16.1 5.8 4.0 3.4
2 71.8 36.4 13.8 6.9 6.7 6.2
4 69.9 36.1 19.5 15.1 13.4 13.4
8 69.3 63.7 41.7 40.6 39.1 38.8
Table 6.7: Graphics Processor Performance (milli-seconds) for Threading Factor (T )
versus Memory Access Granularity (B) for a Fixed Window Size of 16× 16 Pixels
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Figure 6.13: Graphics Processor Performance (in milli-seconds) for Threading Factor
(T ) versus Overlap (Ox×Oy) for Fixed Memory Access Granularity B = 1 and Window
Size (16× 16)
for both on and off-chip memory access locality.
To improve on-chip cache performance a more complex mapping scheme is conjec-
tured. In this scenario the cache lines are reordered, post-read from off-chip memory, in
the REDA buffer block. An exploration of this possibility would require more information
on the nature of partial cache line reads, than is currently provided by graphics processor
vendors. This is however one viable extension to the use of the REDA block.
Variable Degrees of Window Overlap
To verify the portability of the proposed mapping to the general case of variable window
overlap (Ox, Oy), the performance for a fixed window size of 16×16 pixels, variable overlap
and increasing threading factor (T ) is shown in Figure 6.13. The performance mirrors that
for the non-overlapping window case in Figure 6.12 for cases where the non-overlapping I
equals the overlapping I −Ox. The optimal values of threading factor T are, in similarity
to the non-overlapping case, observed to occur at powers of two.
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6.5 Summary
It has been shown that a small reconfigurable logic block can be used as system glue logic
to improve the performance of a graphics processor by an order of magnitude for a small
die area cost. This is exemplary of the wider implications of such use of reconfigurable
logic in homogeneous multi-processing element (HoMPE) architectures.
To present the alternative options for customising a HoMPE architecture with recon-
figurable logic, a classification has been proposed in Figure 6.1. The classification includes
five distinct categories with an increasing ‘level of integration.’ At the extremes, reconfig-
urable logic is integrated at a ‘high’ system level or as ‘low’ glue logic level to optimise the
behaviour of the HoMPE architecture. The related works, including contributions made
in Chapter 4, are applicable to the use of reconfigurable logic for computation (class (1)
to (4) in Figure 6.1). Glue logic uses are less prominent and for the graphics processor are
not present outside of the author’s work. To demonstrate the viability of one glue logic
option the following has been presented.
A modified graphics processor system was proposed which includes a reconfigurable
engine for data access (REDA) to optimise video processing-specific memory access pat-
terns. In this work the REDA was targeted at optimising poorly performing non-
overlapping or partially overlapping window functions, as present in video processing.
As proof of concept, an FPGA device implementation of the REDA was shown to
perform at over 550 MHz for a clock cycle latency cost of up to 8 cycles. This is acceptable
for practical uses of the REDA. To further explore the challenges of an embedded REDA
block a synthesisable fabric [139] was explored. Subsequently, a conservative die area
penalty of 2% of the graphics processor, for an equal latency, was estimated for the REDA.
This is for a technology node one generation behind that of a GeForce 7900 GTX.
Due to the REDA, a sixty times reduction in the number of off-chip memory accesses,
over initial conditions, is observed. The effect on memory access locality has also been
shown, under correct parametrisation, to be an improvement on the original scenario. An
open loop test verified the improvement on a graphics processor. Up to a twenty times
speed-up was observed for the worst case, and up to twelve times for alternate scenarios.
The impact of memory access granularity (DRAM burst length) on the REDA has also
been explored. A higher granularity is shown to negatively impact the on-chip memory
performance of a graphics processor. This is identified as one area where the REDA work
may be extended, given the required data from device vendors.
To summarise, the performance of a HoMPE architecture can be improved from the
addition of a small reconfigurable logic block. This utilises the datapath flexibility of
reconfigurable logic and the deterministic nature of the memory access patterns found in
video processing algorithms.
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Chapter 7
Conclusion
7.1 Summary of the Thesis
The contribution of this thesis can be summarised as: ‘the presentation of the processes
and characterisations which are necessary to explore the substitutive or collaborative use
of reconfigurable logic and graphics processors for video processing acceleration’.
There are two coalesced parts to this work. First, the comparison of current tech-
nologies. Second, the exploration of new architectures. Through using the results of
a comparison study to drive architecture exploration, an embedded reconfigurable logic
block for implementation in a graphics processor has been proposed. This demonstrates
one option for the use of reconfigurable logic at a very low-level of integration with a
graphics processor. The key results and findings of the work are concluded below.
For the success of any comparison study it is vital to clearly define the problem, as-
sumptions, and approach taken. ‘The Three Axes of Algorithm Characterisation’ scheme,
presented in Chapter 3, has been shown to be representative of the video processing ap-
plication domain. This is a clear definition of the problem.
In both Chapter 2 and 4, the comparison assumptions and setup have been presented
in meticulous detail to justify a ‘fair test.’ The impact of numerical representation and
device area are two areas where additional analysis was necessary and performed. All
factors promote the application of the study to varied implementation scenarios.
It is observed in the comparison study that the graphics processor is sensitive to the
localisation of memory accesses between neighbouring outputs. This is particularly evident
for the decimation and motion vector estimation case studies. The low performance of
motion vector estimation is also due to the presence of a large degree of data dependencies.
These prohibit an efficient mapping of motion vector estimation onto a graphics processor.
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The key contribution to take from the comparison study is the exemplification of the
first clearly defined and structured approach to the comparison of the graphics processor
and reconfigurable logic technologies.
To explore potential improvements to a graphics processor, a system model is pre-
sented in Chapter 5 as part of a design space exploration tool. The main contribution
from the design space exploration tool, is to define the processes and a system model at
a suitable level of abstraction, to enable the exploration of the pre- and post-fabrication
customisable options for homogeneous multi-processing element (HoMPE) architectures.
In Chapter 6, the application of the model is testimony to its purpose.
To demonstrate the system model, it is used to explore the trends of current graphics
processor technology in Chapter 5. This exploration is driven by the results from the
architectural comparison and therefore focuses on the algorithms with low memory ac-
cess locality. The options for post-fabrication customisable options are identified as the
processing pattern, nature of processing element and the memory system. In Chapter 6,
the latter option is explored.
A reconfigurable engine for data access (REDA) is proposed in Chapter 6 to optimise
the graphics processor memory accesses for video processing algorithms. The benefits
and limitations of the proposed REDA module are explored through the system model
from Chapter 5. It is shown that for algorithms which previously performed badly on
the graphics processor, up to an order of magnitude performance improvement is possible.
The cost of a REDA module is estimated at 2% of current graphics processor die area.
The contribution from the exploration of the REDA is wider than the observed order
of magnitude performance improvement. In addition, this work demonstrates the viability
of the use of reconfigurable logic as ‘glue logic’ in a graphics processor architecture.
To summarise the tangible findings further, the thesis questions from Section 1.2 are
answered in Section 7.2. In Section 7.3 future work is summarised.
7.2 Answers to the Thesis Question
Q. 1. Which architectural features make a graphics processor suitable for providing real-
time performance for current and future video processing systems?
For all case study algorithms real-time performance was achieved for, at a minimum, a
720p high-definition video frame at 30 frames per second. An instruction inefficiency of an
order of magnitude less than that of a general purpose processor is one intrinsic benefit of
the graphics processor. In addition, an iteration level parallelism of 24 times and an input
bandwidth of 68 GB/s, for an example graphics processor, are significant factors which
contribute to its high performance for the case study algorithms.
7.2 Answers to the Thesis Question 196
Q. 2. Under what conditions is the graphics processor a superior technology to reconfig-
urable logic for the task of video processing acceleration? Conversely, when is a
graphics processor an inferior technology?
For algorithms with a variable data reuse heuristic (e.g. interpolation), or which are
arithmetic intensive (e.g. primary colour correction), a graphics processor is the superior
technology. The graphics processor is inferior to reconfigurable logic if an algorithm ex-
hibits a high degree of data dependence, in particular that which restricts iteration level
parallelism (e.g. motion vector estimation). Alternatively, it is inferior if a large number
of memory accesses per computation kernel is required (e.g. 2D convolution).
A graphics processor is observed, from the author’s case studies and related works,
to be a very significant rival to reconfigurable logic. The performance difference between
the two technologies is within, and often significantly less than, an order of magnitude.
Q. 3. Given the desired freedom, how could one improve the graphics processor architecture
to better its performance for video processing algorithms?
In addition to improvements from increased cache size or number of processors, enhance-
ments to the following can improve graphics processor performance: the choice of process-
ing pattern; and the inclusion of a small, prudently placed, reconfigurable logic block.
Q. 4. What are the options for, and is there a viable use for, an architecture which includes
both reconfigurable logic and a graphics processor?
Five options for the use of reconfigurable logic in a graphics processor architecture, with
varying levels of integration, are classified in Figure 6.1. A glue logic option, namely
a reconfigurable engine for data access (REDA), provides up to an order of magnitude
improvement in graphics processor performance, for case study memory access patterns.
Q. 5. What positive and negative features of the graphics processor architecture should
system architects include and avoid in future video processing systems?
Positive: The factors which result in impressive performance for the graphics processor
are high memory bandwidth and large compute power. The latter is drawn from a low
instruction inefficiency and a fixed architecture which promotes multi-processor scalability.
Negative: Two factors which are specialised to graphics rendering and unfavourable for
video processing are a fixed z-pattern processing order (from the nature of rasterisation)
and a fixed on-chip memory system. The synchronisation of processing across all process-
ing elements is also a restriction for algorithms with high data dependencies.
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7.3 Future Work
To extend the work in this thesis the following directions could be taken.
Algorithm Characterisation and Choice
The case study algorithms presented in this thesis are carefully chosen to be representative
of the broadcast video processing application domain. One extension of this work is to
included these algorithms as part of new or existing benchmark sets, for example those
from EEMBC, SPEC and Graphics Gems. The DENBench 1.0 benchmark from EEMBC
is of particular relevance to this work.
In addition, ‘The Three Axes of Algorithms Characterisation’ scheme is a sufficient
starting point to provide a uniform description of individual benchmarks and to describe
abstractly the application domain. One envisaged scenario for the latter is as follows.
The characterisation scheme is used to benchmark an architecture based on a generalised
application domain description. This is in substitution for a specific set of algorithm
benchmarks. A benefit of this approach is for high-level culling of the architecture design
space. For this purpose, the characterisation may be developed into a high-level application
domain descriptor, as discussed at the end of this section.
To promote their use outside of this work, the efficient implementations of the case
study algorithms may be included as part of a toolbox of IP cores for both reconfigurable
logic and graphics processor solutions. In particular, the optimised histogram equalisation
and motion vector estimation graphics processor implementations are challenging and
would be useful IP cores. Similarly, the reconfigurable logic implementations of primary
colour correction and video frame resizing are significantly challenging.
Further Comparison Work
For the comparison in Chapter 4, five case studies are sufficient to provide a represen-
tative study of the graphics processor and reconfigurable logic. It is however appealing
to continue to apply the comparison methodology to a greater number of algorithms, for
example, from the benchmark sets mentioned above, or the related works in Section 2.4.
Further comparison work would provide the opportunity for additional population
of ‘The Three Axes of Algorithm Characterisation’ application design space shown in
Figure 3.4. A consequence of this is to highlight additional conditions under which per-
formance differences occur between the graphics processor and reconfigurable logic. Of
particular interest, from the observation of related work [13,52,129,142], is to explore the
performance for implementations of Fourier and wavelet transformation algorithms.
In a different context the comparison work may be used as a basis for a co-design envi-
ronment, whereby the graphics processor and a reconfigurable logic core are co-processors.
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A suitable starting point is to extend doctoral work by Wiangtong [138] on hardware-
software co-design for reconfigurable computing systems.
Enhancements to the Design Space Exploration Approach
At present the design space exploration tool in Chapter 5 is fully user driven, however, it
would be possible to automate Stage a in Figure 5.1(b). An example of how can be found
in work by Shen on the automated generation of SystemC transaction level models [121]. In
addition to Shen’s work, a method for culling the design space to choose which model(s)
to explore is necessary. One approach to design space culling is to use multi-objective
evolutionary algorithms (MOEA) [23]. A relevant advantage of a MOEA is that it targets
a region of the design space rather than a single solution.
The remainder of the process in Figure 5.1(b) currently requires significant designer
intervention. For example, to determine where in an architecture post-fabrication customi-
sation should be introduced. Currently, educated conjecture based on critical path knowl-
edge is necessary for this task. However, given an increased portfolio of post-fabrication
customisable options, from future research activities, a quantifiable heuristic by which to
make this decision could be developed. These enhancements would ultimately enable the
automation of all or the majority of the exploration process in Figure 5.1.
In Section 5, the exploration tool is used to consider only a subset of the architecture
design space in Figure 5.3(b). A natural extension is to explore further regions of this
design space. For example, the choice of on-chip interconnect is cited as a significant
architecture design challenge in the TeraDevice [136] and HiPEAC [17] road maps.
A graphical front end for the system model in the current non-automated format of
the exploration tool would also promote the ease of design space exploration. At present
the model is explored using ‘non-user friendly’ C++ directives.
Further Applications of the REDA Module
The reconfigurable engine for data access (REDA) as presented in Chapter 6 is one
significant example of the combined use of reconfigurable logic and graphics processor
technologies-in this case, to improve graphics processor memory system performance for
a subset of memory access patterns. It would be interesting to explore the further use of
the REDA for different memory access patterns from the video processing and alternative
application domains. One interesting area to explore is how the REDA can be enhanced
to cope with varying memory access stride lengths.
A perhaps grander enhancement to the REDA is as follows. To extend the operation
of the REDA, from being prompted by memory requests from the graphics processor
memory system, to autonomously fetching data based on a run-time defined heuristic.
In the extreme case, a graphics processor cache-based memory system may be replaced
altogether with an heuristic buffer-based memory system.
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As alluded to above, it is rational to explore further options for customising the
graphics processor using reconfigurable logic. One possibility conjectured by the author
is to reconfigure the interconnects between processing groups in Figure 2.3, so that in
different arrangements it appears like a Cell/B.E., graphics processor, or other HoMPE
architecture. This option may have a significant impact on an architecture’s suitability for
implementing algorithms with high data dependence. A justification for this is that the
configurable interconnect may be arranged to suit the data dependencies of an algorithm.
General Comment
The implementations, comparisons, system model and design space exploration approach
are all targeted at the graphics processor architecture. It would be straight forward to
extend the presented processes and analysis to other homogeneous multi-processing ele-
ment (HoMPE) architectures, as defined in Section 2.2.3. With greater modifications, the
work may be applied to emerging technologies including the Tilera Tile64 network on chip
architecture. This device is observed to loosely fit into the HoMPE class.
The application of the above techniques to a wider spectrum of video processing
algorithms is one interesting dimension in which to extend the comparison studies and
design space exploration. To further broaden the applicability of this work, one may
consider similar analysis and comparative work for application domains outside of video
processing. For example, the domains of medical imaging and financial engineering are
currently attracting great interest in new, and novel uses of the graphics processor and
reconfigurable logic. While all the work presented in this thesis is directly applicable to
the wider scope of video processing algorithms, with a reasonable degree of modifications
it is also applicable to other application domains.
At a macro level, significant steps are made throughout this thesis which contribute
towards the following goal: “To determine, from high-level descriptors, the type of archi-
tecture which would support a given application domain.” The characterisation presented
in Chapter 3, and system model in Chapter 5, form two high level descriptions of the
application and architecture design space respectively. Further developments to broaden
the scope of this work would promote suitable high-level descriptors towards achieving this
goal. The scenario of benchmarking an architecture based on application characteristics
(mentioned above) is one direction that could be pursued in this area. Further progress
towards this goal may be made by porting the presented processes and characterisations
to other application domains and architectures.
As a closing remark, consider the following: in the search for new accelerator tech-
nologies, it is vital to clearly define the systematic processes and models for application
characterisation, performance comparison and the exploration of customisable architec-
tural alternatives. We have followed this remark in this thesis, and hope that our work
will stimulate further research in this direction.
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Appendix A
Glossary
Related terminologies and abbreviations are summarised below.
Acceleration: The concept of a piece of hardware performing a given operation at a
superior throughput rate to a general purpose processor.
Fragment Processing Pipeline: A programmable section of the graphics processor
dedicated to applying lighting, texture and colour to a rendered scene. This is the primary
part of a graphics processor which attracts interest for general purpose computation.
Graphics Processor: A device which performs acceleration of the compute and memory
intensive texture mapping and rendering operations which are common to video games.
Latency: The time between a particular system input being incident and the output
which is stimulated from that input being observable.
Reconfigurable Logic: A generic term used for a collection of fine- and coarse-grained
configurable and hard-core blocks connected by a configurable interconnect. The most
well known examples are heterogeneous FPGA devices from Altera Co. and Xilinx Inc.
Rendering pass: A single execution instance on a graphics processor with an input of a
set of input vertices and an output of an update to all visible pixel values in a scene.
Round-robin: A popular arbitration scheme for system interconnects whereby each client
is offered or given explicit use of the interface in a pre-defined order.
Shader: The instruction code used to program a fragment or vertex processing pipeline.
Throughput: The rate at which outputs are produced from a system. In the case of
video processing this is often quoted in millions of pixels per second (MP/s).
Vertex Processing Pipeline: A programmable part of a graphics processor dedicated
to transforming vertices within a target object space.
Video Processing: The process whereby a video stream is transformed to enhance its
aesthetic properties to a viewer, or to extract useful information for further processing.
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ALU Arithmetic Logic Unit
API Application Programming Interface
ASIC Application-Specific Integrated Circuit
BRAM Block select RAM, a coarse-grained memory block in a Xilinx FPGA
Cg C for graphics, the programming language for graphics shaders
CLB Configurable Logic Block, the fundamental logic block in a Xilinx FPGA
CMOS Complementary Metal-Oxide Semiconductor
CORDIC CO-ordinate Rotation DIgital Computer
CPIMA Clock Cycles per Internal Memory Access, see Section 4.6.1
CPLD Complex Programmable Logic Device
CPU Central Processing Unit, the GPP which controls a computer system
DDR Double Data Rate, a type of memory whereby data is transferred on
each clock edge
DRAM Dynamic Random Access Memory
DSP Digital Signal Processor (or Processing), as clarified by context
DWT Discrete Wavelet Transform, a time to frequency domain transformation
EEPROM Electronically Erasable Programmable Read Only Memory
FIFO First In First Out, a queued buffering methodology
FFT Fast Fourier Transform, a time to frequency domain transformation
FPGA Field Programmable Gate Array, see term ‘reconfigurable logic’ above
fps frames per second, refers to the refresh rate of a video sequence
GB/s GigaBytes (billions of bytes) per second
GFLOPs One thousand million Floating Point OPerations per second (FLOPs)
GPGPU General Purpose Graphics Processing Unit, a common interest topic [30]
GPP General Purpose Processor, reference in this work is to high-end CPUs
GPU Graphics Processing Unit, see term ‘graphics processor’ above
HSL Hue, Saturation and Luminance, a colour space consistent with how the
human eye perceives colour
HoMPE Homogeneous Multi-Processing Element architecture, a classification
defined in Section 2.2.3 and inclusive of multi-processor devices
ISA Instruction Set Architecture
MP/s Millions of Pixels per second
ms millionths of a second
NFS-MVE Non-Full-Search Motion Vector Estimation, in reference to Section 3.2.5
ns billionths of a second
REDA Reconfigurable Engine for Data Access, a small reconfigurable logic
block embedded in a graphics processor memory system to optimise its
memory access behaviour, see Chapter 6
RGB Red, Green and Blue, an additive colour space model
RAM Random Access Memory
SAD Sum of Absolute Difference
SIMD Single Instruction Multiple Data
SPMD Single Program Multiple Data
SRAM Static Random Access Memory
SystemC A system level design library instantiated in C++ code
VHDL Very High Speed Integrated Circuit Hardware Description Language
VLIW Very-Long Instruction Word, a type of ISA
Ycxcy Luminance and polar(H,L), a colour space defined in Section 3.1.2
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